Table of Contents
Advertisement
Address
Register name
0x4000
UART3_0
0390
TBEDMAEN
(UART3 Ch.0
Transmit Buffer
Empty DMA Request
Enable Register)
0x4000
UART3_0
0392
RB1FDMAEN
(UART3 Ch.0 Receive
Buffer One Byte Full
DMA Request Enable
Register)
0x4000
UART3_0CAWF
0394
(UART3 Ch.0 Carrier
Waveform Register)
0x4000 03a0–0x4000 03ac
Address
Register name
0x4000
T16_1CLK
03a0
(T16 Ch.1 Clock
Control Register)
0x4000
T16_1MOD
03a2
(T16 Ch.1 Mode
Register)
0x4000
T16_1CTL
03a4
(T16 Ch.1 Control
Register)
0x4000
T16_1TR
03a6
(T16 Ch.1 Reload
Data Register)
0x4000
T16_1TC
03a8
(T16 Ch.1 Counter
Data Register)
0x4000
T16_1INTF
03aa
(T16 Ch.1 Interrupt
Flag Register)
0x4000
T16_1INTE
03ac
(T16 Ch.1 Interrupt
Enable Register)
0x4000 03b0–0x4000 03be
Address
Register name
0x4000
SPIA_0MOD
03b0
(SPIA Ch.0 Mode
Register)
0x4000
SPIA_0CTL
03b2
(SPIA Ch.0 Control
Register)
S1C31W65 TECHNICAL MANUAL
(Rev. 1.1)
APPENDIX A LIST OF PERIPHERAL CIRCUIT CONTROL REGISTERS
Bit
Bit name
15–8 –
7–4 –
3–0 TBEDMAEN[3:0]
15–8 –
7–4 –
3–0 RB1FDMAEN[3:0]
15–8 –
7–0 CRPER[7:0]
Bit
Bit name
15–9 –
8
DBRUN
7–4 CLKDIV[3:0]
3–2 –
1–0 CLKSRC[1:0]
15–8 –
7–1 –
0
TRMD
15–9 –
8
PRUN
7–2 –
1
PRESET
0
MODEN
15–0 TR[15:0]
15–0 TC[15:0]
15–8 –
7–1 –
0
UFIF
15–8 –
7–1 –
0
UFIE
Bit
Bit name
15–12 –
11–8 CHLN[3:0]
7–6 –
5
PUEN
4
NOCLKDIV
3
LSBFST
2
CPHA
1
CPOL
0
MST
15–8 –
7–2 –
1
SFTRST
0
MODEN
Seiko Epson Corporation
Initial
Reset
R/W
0x00
–
R
0x0
–
R
0x0
H0
R/W
0x00
–
R
0x0
–
R
0x0
H0
R/W
0x00
–
R
0x00
H0
R/W
16-bit Timer (T16) Ch.1
Initial
Reset
R/W
0x00
–
R
0
H0
R/W
0x0
H0
R/W
0x0
–
R
0x0
H0
R/W
0x00
–
R
0x00
–
R
0
H0
R/W
0x00
–
R
0
H0
R/W
0x00
–
R
0
H0
R/W
0
H0
R/W
0xffff
H0
R/W
0xffff
H0
R
0x00
–
R
0x00
–
R
0
H0
R/W
0x00
–
R
0x00
–
R
0
H0
R/W
Synchronous Serial Interface (SPIA) Ch.0
Initial
Reset
R/W
0x0
–
R
0x7
H0
R/W
0x0
–
R
0
H0
R/W
0
H0
R/W
0
H0
R/W
0
H0
R/W
0
H0
R/W
0
H0
R/W
0x00
–
R
0x00
–
R
0
H0
R/W
0
H0
R/W
Remarks
–
–
–
Remarks
–
–
–
–
–
–
Cleared by writing 1.
–
Remarks
–
–
AP-A-13
Advertisement
Table of Contents
