0X0020 04C0-0X0020 04Cc 16-Bit Timer (T16) Ch.5; 0X0020 04D0-0X0020 04De Synchronous Serial Interface (Spia) Ch.2 - Epson Arm S1C31 Series Technical Manual

Cmos 32-bit single chip microcontroller
Table of Contents

Advertisement

0x0020 04c0–0x0020 04cc
Address
Register name
0x0020
T16_5CLK
04c0
(T16 Ch.5 Clock
Control Register)
0x0020
T16_5MOD
04c2
(T16 Ch.5 Mode
Register)
0x0020
T16_5CTL
04c4
(T16 Ch.5 Control
Register)
0x0020
T16_5TR
04c6
(T16 Ch.5 Reload
Data Register)
0x0020
T16_5TC
04c8
(T16 Ch.5 Counter
Data Register)
0x0020
T16_5INTF
04ca
(T16 Ch.5 Interrupt
Flag Register)
0x0020
T16_5INTE
04cc
(T16 Ch.5 Interrupt
Enable Register)
0x0020 04d0–0x0020 04de
Address
Register name
0x0020
SPIA_2MOD
04d0
(SPIA Ch.2 Mode
Register)
0x0020
SPIA_2CTL
04d2
(SPIA Ch.2 Control
Register)
0x0020
SPIA_2TXD
04d4
(SPIA Ch.2 Transmit
Data Register)
0x0020
SPIA_2RXD
04d6
(SPIA Ch.2 Receive
Data Register)
0x0020
SPIA_2INTF
04d8
(SPIA Ch.2 Interrupt
Flag Register)
S1C31D41 TECHNICAL MANUAL
(Rev. 1.1)
APPENDIX A LIST OF PERIPHERAL CIRCUIT CONTROL REGISTERS
Bit
Bit name
15–9 –
8
DBRUN
7–4 CLKDIV[3:0]
3–2 –
1–0 CLKSRC[1:0]
15–8 –
7–1 –
0
TRMD
15–9 –
8
PRUN
7–2 –
1
PRESET
0
MODEN
15–0 TR[15:0]
15–0 TC[15:0]
15–8 –
7–1 –
0
UFIF
15–8 –
7–1 –
0
UFIE
Bit
Bit name
15–12 –
11–8 CHLN[3:0]
7–6 –
5
PUEN
4
NOCLKDIV
3
LSBFST
2
CPHA
1
CPOL
0
MST
15–8 –
7–2 –
1
SFTRST
0
MODEN
15–0 TXD[15:0]
15–0 RXD[15:0]
15–8 –
7
BSY
6–4 –
3
OEIF
2
TENDIF
1
RBFIF
0
TBEIF
Seiko Epson Corporation
16-bit Timer (T16) Ch.5
Initial
Reset
R/W
0x00
R
0
H0
R/W
0x0
H0
R/W
0x0
R
0x0
H0
R/W
0x00
R
0x00
R
0
H0
R/W
0x00
R
0
H0
R/W
0x00
R
0
H0
R/W
0
H0
R/W
0xffff
H0
R/W
0xffff
H0
R
0x00
R
0x00
R
0
H0
R/W
0x00
R
0x00
R
0
H0
R/W
Synchronous Serial Interface (SPIA) Ch.2
Initial
Reset
R/W
0x0
R
0x7
H0
R/W
0x0
R
0
H0
R/W
0
H0
R/W
0
H0
R/W
0
H0
R/W
0
H0
R/W
0
H0
R/W
0x00
R
0x00
R
0
H0
R/W
0
H0
R/W
0x0000
H0
R/W
0x0000
H0
R
0x00
R
0
H0
R
0x0
R
0
H0/S0
R/W
0
H0/S0
R/W
0
H0/S0
R
1
H0/S0
R
Remarks
Cleared by writing 1.
Remarks
Cleared by writing 1.
Cleared by reading the
SPIA_2RXD register.
Cleared by writing to the
SPIA_2TXD register.
AP-A-31

Advertisement

Table of Contents
loading

This manual is also suitable for:

Arm s1c31d41

Table of Contents