Port0:022H / Port1:222H Fifo_Wr_0(Fifo Write 0) - Epson S2R72V18 Technical Manual

Table of Contents

Advertisement

3. Register Details
3.1.24

Port0:022h / Port1:222h FIFO_Wr_0(FIFO Write 0)

3.1.25
Port0:023h / Port1:223h FIFO_Wr_1(FIFO Write 1)
Base Address: Port0=000h, Port1=200h
Mode
Ofst Adrs
Device
022h
FIFO_Wr_0
/ Host
Base Address: Port0=000h, Port1=200h
Mode
Ofst Adrs
Device
023h
FIFO_Wr_1
/ Host
022h.Bit7-0 FIFO_Wr_0[7:0]
023h.Bit7-0 FIFO_Wr_1[7:0]
This writes the data to the FIFO set by the AREAn{n=0-5}Join_0.JoinCPU_Wr bit.
If this register is written to when the FIFO contains byte boundaries, data is written to one side only.
For detailed information, refer to "FIFO Access Fractional Number Processing."
To write data to the FIFO using this register, the quantity of data that can be written must first be
checked using the FIFO_WrRemain_H,L registers.
234
Register Name
R/W
W
Register Name
R/W
W
Bit Symbol
7: FIFO_Wr_0 [7]
6: FIFO_Wr_0 [6]
5: FIFO_Wr_0 [5]
4: FIFO_Wr_0 [4]
FIFO Write
3: FIFO_Wr_0 [3]
2: FIFO_Wr_0 [1]
1: FIFO_Wr_0 [1]
0: FIFO_Wr_0 [0]
Bit Symbol
7: FIFO_Wr_1 [7]
6: FIFO_Wr_1 [6]
5: FIFO_Wr_1 [5]
4: FIFO_Wr_1 [4]
FIFO Write
3: FIFO_Wr_1 [3]
2: FIFO_Wr_1 [2]
1: FIFO_Wr_1 [1]
0: FIFO_Wr_1 [0]
EPSON
S2R72V18 Technical Manual (Rev.1.00)
Description
Description
Reset
XXh
Reset
XXh

Advertisement

Table of Contents
loading

Table of Contents