Table of Contents
Advertisement
3.1.106 Port0:0AEh / Port1:2Aeh ClrAREAnJoin_0 (Clear AREA n Join 0)
Base Address: Port0=000h, Port1=200h
Mode
Ofst Adrs
Register Name
Device
0AEh
ClrAREAnJoin_0
/ Host
This write-only register clears the port connection corresponding to each FIFO area.
This register bit is automatically cleared to "0" after the connection is cleared.
Do not set this register bit to "1" while the FIFO area is connected to the port (the bit corresponding to the
AREAn{n=0-5}Join_0 register is set to "1") and each port is running. Doing so will lead to malfunctions.
S2R72V18 Technical Manual (Rev.1.00)
R/W
Bit Symbol
W
7: ClrJoinFIFO_Stat
6:
5:
4:
3:
W
2: ClrJoinDMA
W
1: ClrJoinCPU_Rd
W
0: ClrJoinCPU_Wr
EPSON
Description
0: Do nothing
1: Clear JoinFIFO_Stat
0:
1:
0:
1:
0:
1:
0:
1:
0: Do nothing
1: Clear JoinDMA
0: Do nothing
1: Clear JoinCPU_Rd
0: Do nothing
1: Clear JoinCPU_Wr
3. Register Details
Reset
00h
267
Advertisement
Table of Contents
