Port0:002H / Port1:202H Usb_Hostintstat (Usb Host Interrupt Status) - Epson S2R72V18 Technical Manual

Table of Contents

Advertisement

3.1.3

Port0:002h / Port1:202h USB_HostIntStat (USB Host Interrupt Status)

Base Address: Port0=000h, Port1=200h
Mode
Ofst Adrs
Register Name
Device
002h
USB_HostIntStat
/ Host
Indicates host-related interrupts.
This register includes the bits that directly and indirectly specify the interrupt factors. The bit for indirectly
specifying interrupt factors can read the corresponding interrupt status registers to follow the bit for directly
specifying interrupt factors. The bit for indirectly specifying interrupt factors is read-only and is automatically
cleared by clearing the bit for directly specifying major interrupt factors. The bit for directly specifying interrupt
factors can be written to; writing "1" to this bit allows the interrupt factor to be cleared.
Bit7
VBUS_Err
Directly specifies interrupt factors. This bit is enabled even in SLEEP state.
It is set to "1" when a signal is input to the VBUSFLG terminal from the externally connected
VBUS power switch indicating a VBUS error (change Edge from High to Low).
Check the VBUSFLG terminal status using the H_USB_Status register VBUS_State bit.
This error signal will depend on the VBUS power switch specifications for the actual external
connection. The specifications should be checked beforehand.
Bit6
LineStateChanged
Directly specifies interrupt factors. This bit is enabled even in SLEEP state.
It indicates that the host port DP and DM terminal states have changed.
This interrupt is used to detect signal line changes when the USB host function or USB device
function is not being used or when the USB host function is enabled in SUSPEND state.
Bit5
H_SIE_IntStat1
Indirectly specifies interrupt factors.
Set to "1" when the H_SIE_IntStat1 register includes interrupt factors and the H_SIE_IntEnb1
register bit corresponding to the interrupt factors is enabled.
S2R72V18 Technical Manual (Rev.1.00)
R/W
Bit Symbol
R/(W)
7: VBUS_Err
R/(W)
6: LineStateChanged
R
5: H_SIE_IntStat1
R
4: H_SIE_IntStat0
R
3: H_FrameIntStat
2:
R
1: H_CH0IntStat
R
0: H_CHrIntStat
EPSON
Description
0: None
1: VBUS Error
0: None
1: Line Status Changed
0: None
1: SIE Interrupts1
0: None
1: SIE Interrupts0
0: None
1: Frame Interrupts
0:
1:
0: None
1: CH0 Interrupts
0: None
1: CHr Interrupts
3. Register Details
Reset
00h
211

Advertisement

Table of Contents
loading

Table of Contents