Epson S2R72V18 Technical Manual page 379

Table of Contents

Advertisement

3. Register Details
Bit0
TranGo
Setting this bit to "1" starts the channel CHa transaction. After being started, the transaction process
can be stopped by clearing the bit to "0." This bit also indicates whether a transaction is running on
channel CHa.
0: Stops the transaction (transaction stopped)
1: Starts the transaction (transaction running)
The H_CHaIntStat register TotalSizeCmp bit is set to "1" as soon as the number of bytes set in
registers H_CHaTotalSize_HH to LL have been transferred. This bit automatically reverts to "0." It
is reset to "0" if the H_CHaIntStat register ChangeCondition bit has been set. In this case, the cause
is set to the H_CHaConditionCode register to enable inspection.
The H_CHaIntStat register ChangeCondition bit is set as soon as a transaction in progress ends
when stopped by clearing the bit. The data in the FIFO, (remaining) total size, and channel-related
settings remain unchanged even when the transaction is stopped. This allows resumption of the
transaction from the point at which it was stopped by resetting this bit to "1." (To perform a new
transaction, clear the FIFO and reset the channel information.)
This bit does not need to be set when using the bulk-only support function.
362
EPSON
S2R72V18 Technical Manual (Rev.1.00)

Advertisement

Table of Contents
loading

Table of Contents