Epson S2R72V18 Technical Manual page 9

Table of Contents

Advertisement

1.7.3.2.9
DMA FIFO Access Fractional Number Processing ............................................. 177
2. Register Maps ............................................................................................................................... 178
2.1
Register Configuration......................................................................................................... 178
2.2
Initial Register Map.............................................................................................................. 179
2.3
Port 0 Register Maps........................................................................................................... 180
2.3.1
Device/Host Common Register Map ............................................................................. 180
2.3.2
Device Register Map ..................................................................................................... 186
2.3.3
Host Register Map......................................................................................................... 190
2.4
Port 1 Register Maps........................................................................................................... 195
2.4.1
Device/Host Common Register Map ............................................................................. 195
2.4.2
Host Register Map......................................................................................................... 201
3. Register Details............................................................................................................................. 206
3.1
Device/Host Common Register Details ............................................................................... 206
3.1.1
Port0:000h / Port1:200h MainIntStat (Main Interrupt Status) ...................................... 207
3.1.2
3.1.3
3.1.4
Port0:003h / Port1:203h CPU_IntStat (CPU Interrupt Status) ..................................... 213
3.1.5
Port0:004h / Port1:204h FIFO_IntStat (FIFO Interrupt Status).................................... 214
3.1.6
Port0:006h / Port1:206h RootIntStat (Root Interrupt Status)....................................... 215
3.1.7
Port0:008h / Port1:208h MainIntEnb (Main Interrupt Enable) ..................................... 216
3.1.8
3.1.9
3.1.10
Port0:00Bh / Port1:20Bh CPU_IntEnb (CPU Interrupt Enable)................................... 219
3.1.11
3.1.12
Port0:010h / Port1:210h RevisionNum (Revision Number)......................................... 221
3.1.13
Port0:011h / Port1:211h ChipReset (Chip Reset)........................................................ 222
3.1.14
3.1.15
3.1.16
Port0:016h / Port1:216h H_USB_Control (Host USB Control )................................... 226
3.1.17
Port0:017h / Port1:217h H_XcvrControl (Host Xcvr Control) ...................................... 227
3.1.18
Port0:018h / Port1:N/A D_USB_Status (Device USB Status) ..................................... 229
3.1.19
Port0:019h / Port1:219h H_USB_Status (Host USB Status)....................................... 230
3.1.20
3.1.21
Port0:01Fh / Port1:21Fh HostDeviceSel (Host Device Select) ................................... 232
3.1.22
Port0:020h / Port1:220h FIFO_Rd_0 (FIFO Read 0) .................................................. 233
3.1.23
Port0:021h / Port1:221h FIFO_Rd_1 (FIFO Read 1) .................................................. 233
3.1.24
Port0:022h / Port1:222h FIFO_Wr_0(FIFO Write 0) ................................................... 234
vi
EPSON
S2R72V18 Technical Manual (Rev.1.00)

Advertisement

Table of Contents
loading

Table of Contents