Tsp Receive Information Setting Register - Fujitsu MB86617A Specification Sheet

Ieee1394 serial bus controller for dtv
Table of Contents

Advertisement

LSI S pecification

7.11. TSP Receive Information Setting Register

TSP receive information setting register performs the setting for outputting received packet to TSP -IC
Bit
Bit
AD
R/W
15
14
1Ch
R/W
TV2B TV1B
Initial Value
'0'
'0'
BIT
Bit Name
15
TV2B
14
TV1B
13 - 12
reserved
output DSS
11
size-B
10
DV-EN
9
DSS-EN
Rev.1.0
Bit
Bit
Bit
Bit
13
12
11
10
output
DV -
-
-
D S S
EN
size-B
'0'
'0'
'0'
'0'
Action
Value
0
Does not output packet received by bridge -Bch to port B of TSP -IC I/F.
Read/
Write
1
Outputs packet received by bridge-Bch to port B of TSP -IC I/F.
0
Does not output packet received by bridge -Bch to port A of TSP -IC I/F.
Read/
Write
1
Outputs packet received by bridge-Bch to port A of TSP-IC I/F.
Read
-
Always indicates '0'.
Write
-
Always write in '0'.
Outputs DSS packet received by bridge -Bch, with DSS packet header attached, to
0
TSP-IC in unit of 140 byte.
Read/
Outputs DSS packet received by bridge- Bch, without attachment of DSS packet
Write
header, to TSP-IC in unit of 130 byte.
1
Removed DSS packet header is stored at receive DSS packet header indicate
register [B].
Deletes received data and reports FMT error when DV data is received.
0
ISO packet header and CIP header are indicated in register.
Read/
Write
1
Allows receiving DV data.
Deletes received data and reports FMT error when DSS data is received.
0
ISO packet header and CIP header are indicated in register.
Read/
Write
1
Allows receiving DSS data.
Bit
Bit
Bit
Bit
9
8
7
6
D S S-
TS -E
TV2A TV1A
EN
N
'0'
'1'
'0'
'0'
Function
41
MB86617A
Bit
Bit
Bit
Bit
5
4
3
2
output
TCL
-
-
D S S
K S L
size-A
'0'
'0'
'0'
'0'
Fujitsu VLSI
Bit
Bit
1
0
CMP
TSC
SEL
MP
'0'
'0'

Advertisement

Table of Contents
loading

Table of Contents