Table of Contents
Advertisement
LSI S pecification
10.1. Interrupt-factor Indicator Register & interrupt-mask Setting Register
Bit
Bit
AD
R/
15
14
INT
INT
R
1
2
06h
W
INT
INT
R
17
18
08h
W
Intial Value
'0'
'0'
> interrupt-factor Indicate Register
This register indicate the interrupt content reported by this device. Do not indicate the interrupt code specified MASK. Do not reflect
its code to XINT terminal either.
> interrupt-mask setting register
This register masks the interrupt reported by this device. Do not report the interrupt if '1' is set for Bit corresponding to interrupt factor.
Rev.1.0
Bit
Bit
Bit
Bit
13
12
11
10
INT
INT
INT
INT
3
4
5
6
INT
INT
INT
INT
19
20
21
22
'0'
'0'
'0'
'0'
Bit
Bit
Bit
Bit
9
8
7
6
INT
INT
INT
INT
7
8
9
10
interrupt-mask
INT
INT
INT
INT
23
24
25
26
Interrupt-mask
'0'
'0'
'0'
'0'
107
MB86617A
Bit
Bit
Bit
Bit
5
4
3
2
INT
INT
INT
INT
11
12
13
14
INT
INT
INT
INT
27
28
29
30
'0'
'0'
'0'
'0'
Fujitsu VLSI
Bit
Bit
1
0
INT
INT
15
16
INT
INT
31
32
'0'
'0'
Advertisement
Chapters
Table of Contents
