Fujitsu MB86617A Specification Sheet page 114

Ieee1394 serial bus controller for dtv
Table of Contents

Advertisement

LSI S pecification
10.3. Description of Interrupt
Each interrupt items are described below.
Interrupt
INT1
Loop detected
INT2
Self-ID packet error
INT3
Bus reset complete
INT4
Bus reset detected
INT5
Isochronous packet receive error (A-ch)
INT6
Isochronous packet receive error (B-ch)
Rev.1.0
Interrupt Item
Topology is in Loop.
> Need to issue "Bus reset".
Occurred convention failure like Physical-ID did not count up each
Self-ID packet received during Self Identify process.
> Continues to receive Self-ID packet after reporting interrupt, b ut
Detected logical inverse error while receiving Self-ID packet after
sending Ping packet in normal transfer mode.
>Delete receive packet.
This device has completed Bus reset process and able to perform packet
transfer.
> All the follows, Bus reset, Tree Identify, and Self Identify, are
Reset Bus reset in any of the following conditions.
>Detected BUSRESET signal from other node.
>Received "Bus reset"
The following errors occurred at bridge-Ach during packet receiving.
>Data length value differs from that specified in the format.
>The value of 50/60 range at CIP header is '1' at DV receiving.
>The value of STYPE range at CIP header is other than '00000'
>The value of DBC range at CIP header is discontinuous.
>Header error in CIP header.
>The value of FMT range at CIP header is other than that all owed to
The following errors occurred at bridge-Bch during packet receiving.
>Data length value differs f rom that specified in the format.
>The value of 50/60 range at CIP header is '1' at DV receiving.
>The value of STYPE range at CIP header is other than '00000'
>The value of DBC range at CIP header is discontinuous.
>Header error in CIP header.
>The value of FMT range at CIP header is other than that allowed to
Description
reports "Bus reset complete" (05h) interrupt.
completed by this interrupt information.
or '00001' at DV receiving.
be received at DV-EN, DSS-EN or TS -EN (1Ch-bit10 to 8)
(DV= '000000', MPEG2-TS='100000', DSS='100001').
or '00001' at DV receiving.
be received at DV-EN, DSS-EN or TS -EN (1Ch-bit10 to 8)
(DV= '000000', MPEG2-TS='100000', DSS='100001').
109
MB86617A
Fujitsu VLSI

Advertisement

Table of Contents
loading

Table of Contents