P Hysical Register #01 ( Read / Write ) - Fujitsu MB86617A Specification Sheet

Ieee1394 serial bus controller for dtv
Table of Contents

Advertisement

LSI S pecification
8.3. Physical register #01 (read/write)
Physical Register#01 is the register that set s/indicates force-root and gap-count.
Do not write into this register except for the case that the node is Bus manager or Isochronous resource manager in the environment with
no Bus manager.
phy/
Bit
Bit
link-
R/W
15
14
addr
02 h
R/W
-
-
Initial Value
'0'
'0'
Description of Each Bit
BIT
Bit Name
15 - 8
reserved
RHB
7
Note 1)
6
IRB
Gap_count
5 - 0
Note 2)
Note 1) This bit is automatically set by receiving the PHY configuration packet, too.
Note 2) This bit is automatically set by receiving the PHY configuration packet, too.
Also, this bit value returns to initial value at the second next bus reset.
Rev.1.0
Bit
Bit
Bit
Bit
13
12
11
10
-
-
-
-
'0'
'0'
'0'
'0'
Action
Value
Read
-
Always indicate '0'.
Write
-
Always write '0'.
0
This node does not try to be root during next bus reset.
Read/
Write
1
This node tries to be root during next bus reset.
0
Does not perform bus reset.
Read/
Write
1
Performs bus reset. Automatically clears to "0" at the completion of bus reset.
Read
-
Indicate current gap-count value (MSB: 5 , LSB: 0).
Write
-
Set gap-count value (MSB: 5 , LSB: 0).
Bit
Bit
Bit
Bit
9
8
7
6
-
-
RHB
IRB
'0'
'0'
'0''
'0'
Function
84
MB86617A
Bit
Bit
Bit
Bit
5
4
3
2
Gap_count
"3F h"
Fujitsu VLSI
Bit
Bit
1
0

Advertisement

Table of Contents
loading

Table of Contents