Tsp Status Register - Fujitsu MB86617A Specification Sheet

Ieee1394 serial bus controller for dtv
Table of Contents

Advertisement

LSI S pecification

7.14. TSP Status Register

TSP status register indicates status of TSP -IC I/F.
Bit
Bit
AD
R/W
15
14
CG
TS
32h
R
chg-B
chg-B
Initial Value
'0'
'0'
BIT
Bit Name
15
CG chg-B
14
TS chg-B
13
no 47h-B
TSP FIFO
12
full-B
TSP FIFO
11
emp-B
T x-length-err -
10
B
Rev.1.0
Bit
Bit
Bit
Bit
13
12
11
10
TSP
TSP
Tx-len
no
FIFOf
F I F O
gth-err-
47h-B
ull - B
e m p-B
B
'0'
'0'
'1'
'0'
Action
Value
0
Indicates that CGMS information input from port B of TSP IC I/F is not changed.
Read
Indicates that CGMS information corresponding to TSCH classification ID of same
1
type input from port B of TSP IC I/F is changed.
Clears to '0' by lead of this register.
0
Indicates that TS classification ID input from port B of TSP IC I/F is not changed.
Read
Indicates that TSCH classification ID input from port B of TSP IC I/F is not
consistent with TSCH classification ID (10h- bit12 to 7 set TS-ID- A or 12h- bit12 to
1
7 set TS -ID-B) to be stored to FIFO.
Clears to '0' by lead of this register.
Indicates that synchronization byte of received MPEG2-TS input from CP-IC by
0
bridge-Bch is 47h
Read
Indicates that synchronization byte of received MPEG2-TS input from CP-IC by
1
bridge-Bch is not 47h
Clears to '0' by lead of this register.
0
Indicates that FIFO on TSP IC I/F side of bridge-Bch is not full.
Read
1
Indicates that FIFO on TSP IC I/F side of bridge-Bch is full.
0
Indicates that FIFO on TSP IC I/F side of bridge-Bch is not empty.
Read
1
Indicates that FIFO on TSP IC I/F side of bridge -Bch is empty.
0
Indicates that transmit data length input from TSP IC I/F is normal.
Indicates that transmit data length input from TSP IC I/F is not consistent with
Read
specified format data length.
1
Deletes transmit data without writing into FIFO.
Clears to '0' by lead of this register.
Bit
Bit
Bit
Bit
9
8
7
6
CG
TS
-
-
chg-A
chg-A
47h-A
'0'
'0'
'0'
'0'
Function
46
MB86617A
Bit
Bit
Bit
Bit
5
4
3
2
TSP
TSP
Tx-len
no
FIFO
F I F O
gth-err-
full-A
e m p-A
A
'0'
'0'
'1'
'0'
Fujitsu VLSI
Bit
Bit
1
0
-
-
'0'
'0'

Advertisement

Table of Contents
loading

Table of Contents