Infineon Technologies CYPRESS Traveo Series Manual page 264

Page Section
169
9.Electric
Characteristics
9.1.2 Recommended
operating condition
180
9.Electric
Characteristics
9.1.4.1.Source clock
timing
Document Number: 002-10634 Rev. *J
Revised as below:
Error)
The detection/release threshold values of following LVD channels are potentially below supply range defined in
9.1.2 Recommended operating condition (refer to "9.1.4.11 Low Voltage Detection (External Voltage)" and
"9.1.4.12 Low Voltage Detection (Internal Voltage)" for detection/release threshold values for these LVD
channels):
LVDL0
LVDL1
LVDL2
LVDH0
LVDH1
LVDH2
Correct)
The detection/release threshold values of following LVD channels are potentially below supply range defined in
9.1.2 Recommended operating condition (refer to "9.1.4.11 Low Voltage Detection (External Voltage)" and
"9.1.4.12 Low Voltage Detection (Internal Voltage)" for detection/release threshold values for these LVD
channels):
LVDL0
LVDL1
LVDL2
LVDH0
LVDH1
LVDH2
Detection voltage of the external low voltage detection reset (initial) is 2.6V±3.5%
This detection voltage level setting is below the minimum operation assurance voltage (2.7V
Between this detection voltage and the minimum operation assurance voltage,
MCU functions are not guaranteed except for the low voltage detector.
Note that although the detection level is below the minimum operation guarantee voltage,
the LVD reset factor flag is set as the voltage drops below the detection level.
Revised as below:
Error)
Notes:
− The maximum/minimum values have been standardized with the main clock and PLL clock in use.
− Jitter of source oscillator must be smaller than 300ppm.
Correct)
Notes:
− The maximum/minimum values have been standardized with the main clock and PLL clock in use.
− Jitter of source oscillator must be smaller than 300ppm.
− Enough evaluation and adjustment are recommended using oscillator on your system board.
Change Results
S6J3350 Series
*2 *3 or 4.0V±3.5% *1 .
*2 *3 or 4.0V *1 ) .
Page 263 of 307