Infineon Technologies CYPRESS Traveo Series Manual page 224

M_SCLK0
G_SCLK0
delayed
sample clock
G_SDATA0_0-3,
M_SDATA0_0-3,
M_SDATA1_0-3
G_SDATA1_0-3
(input timing)
G_SDATA0_0-3,
M_SDATA0_0-3,
M_SDATA1_0-3
G_SDATA1_0-3
(output timing)
GSSEL0, 1
M_SSEL0,1
(output timing)
Document Number: 002-10634 Rev. *J
t
cyc
V
OH
t
spcnt
V
OH
t t
isdata ihdata
V
V
IH
IH
valid
V
V
IL
IL
t
oddata
V
OH
valid
V
OL
t
odsel
V
OH
V
OL
t
oddata
t t
ohdata ohdata
valid
V
OH
valid
V
OL
S6J3350 Series
V
OH
V
OL
t
ohsel
V
OH
V
OL
Page 223 of 307