Table of Contents
Advertisement
Display Timing Examples
4.9.3
Y/C Progressive Display Example
This section shows an example of progressive display operation. The output
format follows SMPTE 296M-2001 specifications for a 1280 720/60 system.
The example is for a 1264
716 progressive output image.
The horizontal output timing is shown in Figure 4–37. This diagram assumes
that there is a two VCLK pipeline delay between the internal counter changing
and the output on external pins. The actual delay can be longer or shorter as
long as it is consistent within any display mode. The SMPTE 296M 60-Hz
active line is 1650-pixels wide. Figure 4–37 shows the 1264-pixel image
window centered in the screen that results in an IMGHOFFx of 8 pixels.
The HBLNK and HSYNC signals are shown as they would be output for active-
low operation. Note that only one of the two signals is actually available exter-
nally. The HBLNK inactive edge occurs either on sample 1646 coincident with
the start of SAV or on sample 0 (after SAV) if the HBDLA bit is set. For true
SMPTE 296M operation, neither HBLNK nor HSYNC would be used.
The IPCOUNT operation follows the description in section 4.1.2. IPCOUNT
resets to 0 at the first displayed pixel (FPCOUNT = IMGHOFFx) and stops
counting at the last displayed pixel (IPCOUNT = IMGHSIZEx). The operation
during nondisplay time is not a requirement, it could continue counting until the
next FPCOUNT = IMGHOFFx point or it could reset immediately after
IMGHSIZEx or when FPCOUNT is reset.
VDOUT shows the output data and switching between EAV, Blanking Data,
SAV, Default Data, and FIFO Data. It is assumed that the DVEN bit in VDCTL
is set to enable the default output.
SPRU629
Video Display Port
4-43
Advertisement
Table of Contents
