Kontron KBox C-102 Series User Manual page 98

Function Second level Sub-Screen / Description
PCI Express MiniPCIe J17 >
Configuration>
or
(continued)
MiniPCIe J18>
(continued)
Extra Options>
www.kontron.com
Advanced Error Advanced –error reporting
reporting> [Enabled, Disabled]
PCIe Speed> Configures PCIe speed
[Auto, Gen 1, Gen 2, Gen3]
Transmitter Half Transmitter half swing
Swing> [Enabled, Disabled]
Detector Timeout> Number of mSeconds the reference code waits
for a link to exit detect state for enabled ports
before assuming there is no device and
potentially disabling the port.
Extra Bus Extra bus reseved (0-7) for bridges behind this
Reserved> root bridge.
[0]
Reserved Memory> Reserved memory for this root bridge
Range: (1MB-20MB)
[10]
Reserved I/O> Reserved IO for this root bridge
Range: (4 k, 8 k, 16 k, 20 k)
[4]
MIniPCIe J17(or J18) PCH PCIE latency reporting
LTR>
[Enabled, Disabled]
Snoop latency Snoop latency override or Non Snoop Override for
Override> PCH PCIE.
Disabled: to disable override
Manual: to manually enter override values and
Non Snoop latency
Auto (default): maintain default BIOS flow.
Override>
[Disabled, Manual, Auto]
Force LTR Override> Force LTR override for PCH PCIE.
Disabled: LTR override not forced
Enable: LTR overrides values forced and LTR
messages from device are ignored.
[Enabled, Disabled]
PCIE1 LTR Lock> PCIE LTR configuration lock
[Enabled, Disabled]
MiniPCIE J17 (or J18) PCIE CLKREQ Override for default platform
mapping
CLKREQ Mapping
Override>
[Default, No CLKREQ, Custom number]
Detect Non- Detects non-compliance PCI express device. If
Compliance Device> enabled, It takes more time at post time.
[Enabled, Disabled]
Prefetchable Prefetchable memory range for this root bridge
Memory>
[10]
Reserved Memory Reserved memory alignments Range:(0-31)bits
Alignment>
[1]
KBox C-102 - User Guide, Rev. 1.0
// 98