Ucf Location Constraints; Address; Data - Xilinx Spartan-3E User Manual

Starter kit board
Hide thumbs Also See for Spartan-3E:
Table of Contents

Advertisement

Chapter 11: Intel StrataFlash Parallel NOR Flash PROM

UCF Location Constraints

Address

Figure 11-2
I/O pin assignment and the I/O standard used.

Data

Figure 11-3
pin assignment and the I/O standard used.
86
provides the UCF constraints for the StrataFlash address pins, including the
NET
"SF_A<24>"
LOC
= "A11" |
NET
"SF_A<23>"
LOC
= "N11" |
NET
"SF_A<22>"
LOC
= "V12" |
NET
"SF_A<21>"
LOC
= "V13" |
NET
"SF_A<20>"
LOC
= "T12" |
NET
"SF_A<19>"
LOC
= "V15" |
NET
"SF_A<18>"
LOC
= "U15" |
NET
"SF_A<17>"
LOC
= "T16" |
NET
"SF_A<16>"
LOC
= "U18" |
NET
"SF_A<15>"
LOC
= "T17" |
NET
"SF_A<14>"
LOC
= "R18" |
NET
"SF_A<13>"
LOC
= "T18" |
NET
"SF_A<12>"
LOC
= "L16" |
NET
"SF_A<11>"
LOC
= "L15" |
NET
"SF_A<10>"
LOC
= "K13" |
NET
"SF_A<9>"
LOC
= "K12" |
NET
"SF_A<8>"
LOC
= "K15" |
NET
"SF_A<7>"
LOC
= "K14" |
NET
"SF_A<6>"
LOC
= "J17" |
NET
"SF_A<5>"
LOC
= "J16" |
NET
"SF_A<4>"
LOC
= "J15" |
NET
"SF_A<3>"
LOC
= "J14" |
NET
"SF_A<2>"
LOC
= "J12" |
NET
"SF_A<1>"
LOC
= "J13" |
NET
"SF_A<0>"
LOC
= "H17" |
Figure 11-2: UCF Location Constraints for StrataFlash Address Inputs
provides the UCF constraints for the StrataFlash data pins, including the I/O
NET
"SF_D<15>"
LOC
= "T8"
NET
"SF_D<14>"
LOC
= "R8"
NET
"SF_D<13>"
LOC
= "P6"
NET
"SF_D<12>"
LOC
= "M16" |
NET
"SF_D<11>"
LOC
= "M15" |
NET
"SF_D<10>"
LOC
= "P17" |
NET
"SF_D<9>"
LOC
= "R16" |
NET
"SF_D<8>"
LOC
= "R15" |
NET
"SF_D<7>"
LOC
= "N9"
NET
"SF_D<6>"
LOC
= "M9"
NET
"SF_D<5>"
LOC
= "R9"
NET
"SF_D<4>"
LOC
= "U9"
NET
"SF_D<3>"
LOC
= "V9"
NET
"SF_D<2>"
LOC
= "R10" |
NET
"SF_D<1>"
LOC
= "P10" |
NET
"SPI_MISO"
LOC
= "N10" |
Figure 11-3: UCF Location Constraints for StrataFlash Data I/Os
www.xilinx.com
IOSTANDARD
= LVCMOS33 |
IOSTANDARD
= LVCMOS33 |
IOSTANDARD
= LVCMOS33 |
IOSTANDARD
= LVCMOS33 |
IOSTANDARD
= LVCMOS33 |
IOSTANDARD
= LVCMOS33 |
IOSTANDARD
= LVCMOS33 |
IOSTANDARD
= LVCMOS33 |
IOSTANDARD
= LVCMOS33 |
IOSTANDARD
= LVCMOS33 |
IOSTANDARD
= LVCMOS33 |
IOSTANDARD
= LVCMOS33 |
IOSTANDARD
= LVCMOS33 |
IOSTANDARD
= LVCMOS33 |
IOSTANDARD
= LVCMOS33 |
IOSTANDARD
= LVCMOS33 |
IOSTANDARD
= LVCMOS33 |
IOSTANDARD
= LVCMOS33 |
IOSTANDARD
= LVCMOS33 |
IOSTANDARD
= LVCMOS33 |
IOSTANDARD
= LVCMOS33 |
IOSTANDARD
= LVCMOS33 |
IOSTANDARD
= LVCMOS33 |
IOSTANDARD
= LVCMOS33 |
IOSTANDARD
= LVCMOS33 |
|
IOSTANDARD
= LVCMOS33 |
|
IOSTANDARD
= LVCMOS33 |
|
IOSTANDARD
= LVCMOS33 |
IOSTANDARD
= LVCMOS33 |
IOSTANDARD
= LVCMOS33 |
IOSTANDARD
= LVCMOS33 |
IOSTANDARD
= LVCMOS33 |
IOSTANDARD
= LVCMOS33 |
|
IOSTANDARD
= LVCMOS33 |
|
IOSTANDARD
= LVCMOS33 |
|
IOSTANDARD
= LVCMOS33 |
|
IOSTANDARD
= LVCMOS33 |
|
IOSTANDARD
= LVCMOS33 |
IOSTANDARD
= LVCMOS33 |
IOSTANDARD
= LVCMOS33 |
IOSTANDARD
= LVCMOS33 |
Spartan-3E Starter Kit Board User Guide
DRIVE
= 4 |
SLEW
= SLOW ;
DRIVE
= 4 |
SLEW
= SLOW ;
DRIVE
= 4 |
SLEW
= SLOW ;
DRIVE
= 4 |
SLEW
= SLOW ;
DRIVE
= 4 |
SLEW
= SLOW ;
DRIVE
= 4 |
SLEW
= SLOW ;
DRIVE
= 4 |
SLEW
= SLOW ;
DRIVE
= 4 |
SLEW
= SLOW ;
DRIVE
= 4 |
SLEW
= SLOW ;
DRIVE
= 4 |
SLEW
= SLOW ;
DRIVE
= 4 |
SLEW
= SLOW ;
DRIVE
= 4 |
SLEW
= SLOW ;
DRIVE
= 4 |
SLEW
= SLOW ;
DRIVE
= 4 |
SLEW
= SLOW ;
DRIVE
= 4 |
SLEW
= SLOW ;
DRIVE
= 4 |
SLEW
= SLOW ;
DRIVE
= 4 |
SLEW
= SLOW ;
DRIVE
= 4 |
SLEW
= SLOW ;
DRIVE
= 4 |
SLEW
= SLOW ;
DRIVE
= 4 |
SLEW
= SLOW ;
DRIVE
= 4 |
SLEW
= SLOW ;
DRIVE
= 4 |
SLEW
= SLOW ;
DRIVE
= 4 |
SLEW
= SLOW ;
DRIVE
= 4 |
SLEW
= SLOW ;
DRIVE
= 4 |
SLEW
= SLOW ;
DRIVE
= 4 |
SLEW
= SLOW ;
DRIVE
= 4 |
SLEW
= SLOW ;
DRIVE
= 4 |
SLEW
= SLOW ;
DRIVE
= 4 |
SLEW
= SLOW ;
DRIVE
= 4 |
SLEW
= SLOW ;
DRIVE
= 4 |
SLEW
= SLOW ;
DRIVE
= 4 |
SLEW
= SLOW ;
DRIVE
= 4 |
SLEW
= SLOW ;
DRIVE
= 4 |
SLEW
= SLOW ;
DRIVE
= 4 |
SLEW
= SLOW ;
DRIVE
= 4 |
SLEW
= SLOW ;
DRIVE
= 4 |
SLEW
= SLOW ;
DRIVE
= 4 |
SLEW
= SLOW ;
DRIVE
= 4 |
SLEW
= SLOW ;
DRIVE
= 4 |
SLEW
= SLOW ;
DRIVE
= 6 |
SLEW
= SLOW ;
UG230 (v1.0) March 9, 2006
R

Advertisement

Table of Contents
loading

This manual is also suitable for:

Spartan-3e fpga

Table of Contents