Header J4; Ucf Location Constraints - Xilinx Spartan-3E User Manual

Starter kit board
Hide thumbs Also See for Spartan-3E:
Table of Contents

Advertisement

Chapter 15: Expansion Connectors

Header J4

The J4 header, shown in
uses a 6-pin header consisting of 0.1-inch centered stake pins. Four FPGA pins connect to
the J4 header, FX2_IO<12:9>. These four signals are also shared with the Hirose FX2
connector. The board supplies 3.3V to the accessory board mounted in the J4 socket on the
bottom pin.

UCF Location Constraints

Figure 15-11
including the I/O pin assignment and the I/O standard used. These header connections
are shared with the FX2 connector, as shown in
122
Figure
Spartan-3E FPGA
Figure 15-10: FPGA Connections to the J4 Accessory Header
provides the User Constraint File (UCF) constraints for accessory headers,
# ==== 6-pin header J1 ====
# These four connections are shared with the FX2 connector
#NET
"J1<0>"
LOC
= "B4" |
#NET
"J1<1>"
LOC
= "A4" |
#NET
"J1<2>"
LOC
= "D5" |
#NET
"J1<3>"
LOC
= "C5" |
# ==== 6-pin header J2 ====
# These four connections are shared with the FX2 connector
#NET
"J2<0>"
LOC
= "A6" |
#NET
"J2<1>"
LOC
= "B6" |
#NET
"J2<2>"
LOC
= "E7" |
#NET
"J2<3>"
LOC
= "F7" |
# ==== 6-pin header J4 ====
# These four connections are shared with the FX2 connector
#NET
"J4<0>"
LOC
= "D7" |
#NET
"J4<1>"
LOC
= "C7" |
#NET
"J4<2>"
LOC
= "F8" |
#NET
"J4<3>"
LOC
= "E8" |
Figure 15-11: UCF Location Constraints for Accessory Headers
www.xilinx.com
15-10, is located immediately to the left of the J1 header. It
FX2_IO9
(D7)
FX2_IO10
(C7)
FX2_IO11
(F8)
FX2_IO12
(E8)
GND
3.3V
UG230_c12_09_022406
Figure 15-7, page
IOSTANDARD
= LVTTL
|
IOSTANDARD
= LVTTL
|
IOSTANDARD
= LVTTL
|
IOSTANDARD
= LVTTL
|
IOSTANDARD
= LVTTL
|
IOSTANDARD
= LVTTL
|
IOSTANDARD
= LVTTL
|
IOSTANDARD
= LVTTL
|
IOSTANDARD
= LVTTL
|
IOSTANDARD
= LVTTL
|
IOSTANDARD
= LVTTL
|
IOSTANDARD
= LVTTL
|
Spartan-3E Starter Kit Board User Guide
J4
120.
SLEW
= SLOW
|
DRIVE
= 6 ;
SLEW
= SLOW
|
DRIVE
= 6 ;
SLEW
= SLOW
|
DRIVE
= 6 ;
SLEW
= SLOW
|
DRIVE
= 6 ;
SLEW
= SLOW
|
DRIVE
= 6 ;
SLEW
= SLOW
|
DRIVE
= 6 ;
SLEW
= SLOW
|
DRIVE
= 6 ;
SLEW
= SLOW
|
DRIVE
= 6 ;
SLEW
= SLOW
|
DRIVE
= 6 ;
SLEW
= SLOW
|
DRIVE
= 6 ;
SLEW
= SLOW
|
DRIVE
= 6 ;
SLEW
= SLOW
|
DRIVE
= 6 ;
UG230 (v1.0) March 9, 2006
R

Advertisement

Table of Contents
loading

This manual is also suitable for:

Spartan-3e fpga

Table of Contents