Xilinx KC705 User Manual page 37

Table 1-11: PCIe Edge Connector Connections (Cont'd)
Schematic Net FPGA Pin
Name (U1)
PCIE_RX3_N T5
PCIE_RX4_P V6
PCIE_RX4_N V5
PCIE_RX5_P W4
PCIE_RX5_N W3
PCIE_RX6_P Y6
PCIE_RX6_N Y5
PCIE_RX7_P AA4
PCIE_RX7_N AA3
PCIE_TX0_P L4
PCIE_TX0_N L3
PCIE_TX1_P M2
PCIE_TX1_N M1
PCIE_TX2_P N4
PCIE_TX2_N N3
PCIE_TX3_P P2
PCIE_TX3_N P1
PCIE_TX4_P T2
PCIE_TX4_N T1
KC705 Evaluation Board
UG810 (v1.8) March 20, 2018
PCIe Edge
PCIe Edge
Connector
Pin Name
Pin
B28 PETn3
B33 PETp4
B34 PETn4
B37 PETp5
B38 PETn5
B41 PETp6
B42 PETn6
B45 PETp7
B46 PETn7
A16 PERp0
A17 PERn0
A21 PERp1
A22 PERn1
A25 PERp2
A26 PERn2
A29 PERp3
A30 PERn3
A35 PERp4
A36 PERn4
www.xilinx.com
Chapter 1: KC705 Evaluation Board Features
Function
Integrated Endpoint block
receive pair
Integrated Endpoint block
receive pair
Integrated Endpoint block
receive pair
Integrated Endpoint block
receive pair
Integrated Endpoint block
receive pair
Integrated Endpoint block
receive pair
Integrated Endpoint block
receive pair
Integrated Endpoint block
receive pair
Integrated Endpoint block
receive pair
Integrated Endpoint block
transmit pair
Integrated Endpoint block
transmit pair
Integrated Endpoint block
transmit pair
Integrated Endpoint block
transmit pair
Integrated Endpoint block
transmit pair
Integrated Endpoint block
transmit pair
Integrated Endpoint block
transmit pair
Integrated Endpoint block
transmit pair
Integrated Endpoint block
transmit pair
Integrated Endpoint block
transmit pair
FFG900 Placement
GTXE2_CHANNEL_X0Y4
GTXE2_CHANNEL_X0Y3
GTXE2_CHANNEL_X0Y3
GTXE2_CHANNEL_X0Y2
GTXE2_CHANNEL_X0Y2
GTXE2_CHANNEL_X0Y1
GTXE2_CHANNEL_X0Y1
GTXE2_CHANNEL_X0Y0
GTXE2_CHANNEL_X0Y0
GTXE2_CHANNEL_X0Y7
GTXE2_CHANNEL_X0Y7
GTXE2_CHANNEL_X0Y6
GTXE2_CHANNEL_X0Y6
GTXE2_CHANNEL_X0Y5
GTXE2_CHANNEL_X0Y5
GTXE2_CHANNEL_X0Y4
GTXE2_CHANNEL_X0Y4
GTXE2_CHANNEL_X0Y3
GTXE2_CHANNEL_X0Y3
37
Send Feedback