High-Speed Counter Specifications - Omron CP1L Operation Manual

Sysmac cp series
Hide thumbs Also See for CP1L:
Table of Contents

Advertisement

High-speed Counters
5-1-2

High-speed Counter Specifications

Specifications
Item
Number of high-speed counters
Pulse input modes (Selected in the PLC
Setup)
Input terminal allocation
Input method
Response frequency
Counting mode
Count values
High-speed counter PV storage locations
Control
Target value comparison
method
Range comparison
Counter reset method
2 (High-speed counters 0 and 1)
Differential phase
Up/down inputs
inputs
Phase-A input
Increment pulse
input
Phase-B input
Decrement pulse
input
Phase-Z input
Reset input
Differential phase,
Two single-phase
4x
inputs
(Fixed)
50 kHz
100 kHz
(J models : 10kHz)
(J models : 20kHz)
Linear mode or circular (ring) mode (Select in the PLC Setup.)
Linear mode: 8000 0000 to 7FFF FFFF hex
Ring mode: 0000 0000 to Ring SV
(The Ring SV (Circular Max. Count) is set in the PLC Setup and the setting
range is 00000001 to FFFFFFFF hex.)
High-speed counter 0: A271 (leftmost 4 digits) and A270 (rightmost 4 digits)
High-speed counter 1: A273 (leftmost 4 digits) and A272 (rightmost 4 digits)
High-speed counter 2: A317 (leftmost 4 digits) and A316 (rightmost 4 digits)
High-speed counter 3: A319 (leftmost 4 digits) and A318 (rightmost 4 digits)
Target value comparison interrupts or range comparison interrupts can be
executed based on these PVs.
Note The PVs are refreshed in the overseeing processes at the start of each
cycle. Use PRV(881) to read the most recent PVs.
Data format: 8 digit hexadecimal
Range in linear mode: 8000 0000 to 7FFF FFFF hex
Range in ring mode: 0000 0000 to Ring SV (Circular Max. Count)
Up to 48 target values and corresponding interrupt task numbers can be reg-
istered.
Up to 8 ranges can be registered, with a separate upper limit, lower limit, and
interrupt task number for each range.
Select one of the following methods in the PLC Setup.
•Phase-Z + Software reset
The counter is reset when the phase-Z input goes ON while the Reset Bit is
ON.
•Software reset
The counter is reset when the Reset Bit goes ON.
(Set the counter reset method in the PLC Setup.)
Note Operation can be set to stop or continue the comparison operation
when the high-speed counter is reset.
Specification
Pulse + direction
inputs
Pulse input
Direction input
Reset input
Single-phase
pulse + direction
inputs
100 kHz
(J models : 20kHz)
Section 5-1
4 (High-speed
counters 0 to 3)
Increment inputs
Increment pulse
input
---
Reset input
Single-phase
input
100 kHz
(J models : 20kHz)
177

Advertisement

Table of Contents
loading

Table of Contents