Table of Contents
Advertisement
Programming Model
16.2.2
In-Circuit Emulation Module Control Compare and
Mask Register
The in-circuit emulation module control compare (ICEMCCR) register is used to set the breakpoint at a
specific bus cycle, and the in-circuit emulation module control mask register (ICEMCMR) is used to mask
the corresponding control bit in the ICEMCMR. In bus breakpoint mode, the control signal comparator
will compare the predefined control signals with the address compare match signal to generate the
EMUBRK signal in single breakpoint mode. In multiple breakpoint mode, EMUBRK is an input signal
and will AND with the result from the address comparator and control comparator to generate the internal
match signal. For program break mode, these two registers are "don't care." The register bit assignments
for both the compare and mask registers are shown in the following register displays. The settings for the
bits are described in Table 16-2 and Table 16-3.
ICEMCCR
BIT 15
14
TYPE
0
0
RESET
Table 16-2. ICE Module Control Compare Register Description
Name
Reserved
Reserved
Bits 15–2
RW
Read or Write Cycle Selection—This bit is used to select the
Bit 1
break at a read cycle or write cycle. When a break at a read cycle
is selected, a breakpoint at the ROM location is possible.
PD
Program or Data Cycle Selection—This bit is used to select the
Bit 0
break at a program cycle or data cycle.
ICEMCMR
BIT 15
14
TYPE
0
0
RESET
Name
Description
Reserved
Reserved
Bits 15–2
16-6
ICE Module Control Compare Register
13
12
11
10
0
0
0
0
Description
ICE Control Mask Register
13
12
11
10
0
0
0
0
Table 16-3. ICE Control Mask Register Description
These bits are reserved and should be set to 0.
MC68VZ328 User's Manual
9
8
7
6
5
0
0
0
0
0
0x0000
9
8
7
6
5
0
0
0
0
0
0x0000
Setting
0x(FF)FFFFFD08
4
3
2
1
BIT 0
RW
PD
rw
0
0
0
0
Setting
These bits are reserved and
should be set to 0.
0 = Write cycle breakpoint.
1 = Read cycle breakpoint.
0 = Data bus cycle.
1 = Instruction bus cycle.
0x(FF)FFFFFD0A
4
3
2
1
BIT 0
RWM
PDM
rw
rw
0
0
0
0
rw
0
0
Advertisement
Table of Contents
