Motorola MC68VZ328 User Manual page 95

Motorola mc68vz328 integrated processor user's manual
Table of Contents

Advertisement

Table 6-6. Chip-Select Upper Group Base Address Register Description (Continued)
Name
Reserved
Reserved
Bit 11
BGBA[31:29]
MSB for Chip-Select B—The upper most sig-
Bits 10–8
nificant bits for chip-select group B base
address. The value will be ignored if UGEN is
disabled.
Reserved
Reserved
Bit 7
CGBA[31:29]
MSB for Chip-Select C—The upper most sig-
Bits 6–4
nificant bits for chip-select group C base
address. The value will be ignored if UGEN is
disabled.
Reserved
Reserved
Bit 3
DGBA[31:29]
MSB for Chip-Select D—The upper most sig-
Bits 2–0
nificant bits for chip-select group D base
address. The value will be ignored if UGEN is
disabled.
Description
Chip-Select Logic
Programming Model
Setting
This bit is reserved and should be set to 0.
Enter value for bits 31–29 of chip-select regis-
ter B.
This bit is reserved and should be set to 0.
Enter value for bits 31–29 of chip-select regis-
ter C.
This bit is reserved and should be set to 0.
Enter value for bits 31–29 of chip-select regis-
ter D.
6-7

Advertisement

Table of Contents
loading

Table of Contents