Table of Contents
Advertisement
TLK3134
SLLS838F – MAY 2007 – REVISED DECEMBER 2009
ADDRESS: 0x901A
BIT(s)
4/5.36890.0
TX CH 3 TESTFAIL
(1) Above status bits are only for Transmit CH 3.
ADDRESS: 0x901B
BIT(s)
NAME
4/5.36891.4
PLL_LOCK_RX
4/5.36891.0
PLL_LOCK_TX
ADDRESS: 0x9100
BIT(s)
NAME
4/5.37120.15:14
REF_SEL[1:0]
4/5.37120.13:12
RXB_SEL[1:0]
4/5.37120.11:10
TX_SEL[1:0]
4/5.37120.9:8
RX_SEL[1:0]
4/5.37120.7:6
DEL_SEL[1:0]
4/5.37120.5:4
HSTL_SEL[1:0]
78
Detailed Description
Table 2-115. SERDES_TX3_STATUS
NAME
When HIGH, indicates an error occurred during test pattern verification
for SERDES TX CH 3.
Table 2-116. SERDES_PLL_STATUS
1 = Indicates PLL is locked within 10ppm of REFCLKP/N in SERDES RX
macro
1 = Indicates PLL is locked within 10ppm of REFCLKP/N in SERDES TX macro
Table 2-117. JC_CLOCK_MUX_CONTROL
Jitter Cleaner Reference clock select control
00 = Selects differential REFCLKP/N as jitter cleaner clock input
01 = Selects CMOS REFCLK as jitter cleaner clock input
10 = Selects recovered clock as jitter cleaner clock input
11 = Reserved
Jitter Cleaner RXBYTECLK select control
00 = Selects RXB_DIV divider output clock as RXBYTECLK
01 = Selects recovered clock as RXBYTECLK
10 = Selects CMOS REFCLK as RXBYTECLK
11 = Selects differential REFCLKP/N as RXBYTECLK
Jitter Cleaner SERDES TX Reference clock input select control
00 = Selects jitter cleaner output clock as TX SERDES reference clock input
01 = Selects recovered clock as TX SERDES reference clock input
10 = Selects CMOS REFCLK as TX SERDES reference clock input
11 = Selects differential REFCLKP/N as TX SERDES reference clock input
Jitter Cleaner SERDES RX Reference clock input select control
00 = Selects jitter cleaner output clock as RX SERDES reference clock input
01 = Selects recovered clock as RX SERDES reference clock input (Not
Recommended)
10 = Selects CMOS REFCLK as RX SERDES reference clock input
11 = Selects differential REFCLKP/N as RX SERDES reference clock input
Delay stopwatch clock input select control
00 = Selects delay clock divider output clock as delay stopwatch clock input
01 = Selects recovered clock as delay stopwatch clock input
10 = Selects CMOS REFCLK as delay stopwatch clock input
11 = Selects differential REFCLKP/N as delay stopwatch clock input
HSTL VTP 2x clock divider input select control
00 = Selects HSTL DIV clock output as HSTL VTP 2x clock divider input
01 = Selects recovered clock as HSTL VTP 2x clock divider input
10 = Selects CMOS REFCLK as HSTL VTP 2x clock divider input
11 = Selects differential REFCLKP/N as HSTL VTP 2x clock divider input
Submit Documentation Feedback
Product Folder Link(s):
(1)
DEFAULT: 0x0000
DESCRIPTION
DEFAULT: 0x0000
DESCRIPTION
DEFAULT: 0x3FF0
DESCRIPTION
Copyright © 2007–2009, Texas Instruments Incorporated
TLK3134
www.ti.com
ACCESS
RO
ACCESS
RO/LL
ACCESS
RW
RW
RW
RW
RW
RW
Advertisement
Table of Contents
