Tbi Mode (Ten Bit Interface); Tbi - Individual Channel Byte Ordering - Channel 0 Example; Tbi - Lane To Functional Pin Mapping - Texas Instruments TLK3134 Data Manual

TLK3134
SLLS838F – MAY 2007 – REVISED DECEMBER 2009

2.7.4 TBI Mode (Ten Bit Interface)

DATA CHANNEL TRANSMIT DATA 10 BITS
NUMBER
Channel 0 {TXC_[4], TXC_[0],TXD_[7:0]}
Channel 1 {TXC_[5],TXC_[1],TXD_[15:8]}
Channel 2 {TXC_[6],TXC_[2],TXD_[23:16]}
Channel 3 {TXC_[7],TXC_[3],TXD_[31:24]}
TXC_[4],TXC_[0],TXD_[7:0]
RXC_[4],RXC_[0],RXD_[7:0]
TXC_[4],TXC_[0],TXD_[7:0]
RXC_[4],RXC_[0],RXD_[7:0]
Figure 2-10. TBI – Individual Channel Byte Ordering – Channel 0 Example
24 Detailed Description
Table 2-7. TBI – Lane To Functional Pin Mapping
RECEIVE DATA 10 BITS
(INPUT)
{RXC_[4], RXC_[0],RXD_[7:0]}
{RXC_[5], RXC_[1],RXD_[15:8]}
{RXC_[6],RXC_[2],RXD_[23:16]}
{RXC_[7],RXC_[3],RXD_[31:24]}
TXCLK_[0]
Data0[9:0]
RXCLK_[0]
Data0[9:0]
TXCLK_[0]
Data0[9:0]
RXCLK_[0]
Data0[9:0]
Submit Documentation Feedback
Product Folder Link(s):
TRANSMIT CLOCK
(OUTPUT)
SDR Rising Edge Aligned Timing
SDR Falling Edge Aligned Timing
Copyright © 2007–2009, Texas Instruments Incorporated
TLK3134
www.ti.com
RECEIVE CLOCK
(INPUT) (OUTPUT)
TXCLK_[0] RXCLK_ [0]
TXCLK_[1] RXCLK_ [1]
TXCLK_[2] RXCLK_ [2]
TXCLK_[3] RXCLK_ [3]
Data1[9:0]
Data1[9:0]
Data1[9:0]
Data1[9:0]