2.10 Top Level Programmers Reference; Serdes_Pll_Config; Pll Multiplier Control; Serdes_Rate_Config_Tx_Rx - Texas Instruments TLK3134 Data Manual

TLK3134
SLLS838F – MAY 2007 – REVISED DECEMBER 2009

2.10 Top Level Programmers Reference

Following registers can be addressed directly through Clause 45 and indirectly through Clause 22.
ADDRESS: 0x9000
BIT(s)
Loop Bandwidth
4/5.36864.14:13
RX(LB_RX)
4/5.36864. 12 ENPLL_RX
PLL Multiplier factor
4/5.36864.11:8
RX (MPY_RX)
4/5.36864.7 BUSWIDTH
Loop Bandwidth TX
4/5.36864.6:5
(LB_TX)
4/5.36864.4 ENPLL_TX
PLL Multiplier factor
4/5.36864. 3:0
TX (MPY_TX)
(1) These are global PLL control bits and will be applicable to all 4 channels.
ADDRESS: 0x9001
BIT(s)
4/5.36865.15:14 RATE_0_TX
(1) These are global PLL control bits and will be applicable to all 4 channels.
68 Detailed Description
Table 2-93. SERDES_PLL_CONFIG
NAME
SERDES RX PLL Bandwidth settings
00 = Applicable when JC PLL is not engaged
01 = Reserved
10 = Reserved
11 = Applicable when JC PLL is engaged
0 = Disables PLL in SERDES RX
1 = Enable PLL in SERDES RX
SERDES RX PLL multiplier setting
See Table 94: PLL Multiplier Control
1 = 8 bit mode. Applicable for only EBI and REBI modes
0 = 10 Bit mode. Applicable for all other modes
SERDES TX PLL Bandwidth settings
00 = Applicable when JC PLL is not engaged
01 = Reserved
10 = Reserved
11 = Applicable when JC PLL is engaged
0 = Disables PLL in SERDES TX
1 = Enable PLL in SERDES TX
SERDES TX PLL multiplier setting
See Table 94: PLL Multiplier Control
Table 2-94. PLL Multiplier Control
36864[11:8]/ 36864[3:0]
PLL MULTIPLIER
VALUE
FACTOR
0000 4x
0001 5x
0010 6x
0011 Reserved
0100 8x
0101 10x
0110 12x
0111 12.5x
Table 2-95. SERDES_RATE_CONFIG_TX_RX
NAME
TX Ch 0 Operating rate
00 = Full rate (2 data samples/output per PLL output clock cycle)
01 = Half rate (1 data sample/output per PLL output clock cycle)
10 = Quarter rate (1 data sample/output per 2 PLL output clock cycle)
11 = Reserved
Submit Documentation Feedback
Product Folder Link(s):
(1)
DEFAULT: 0x1515
DESCRIPTION
36864[11:8]/ 36864[3:0]
PLL MULTIPLIER
VALUE
FACTOR
1000 15x
1001 20x
1010 25x
1011 Reserved
1100 Reserved
1101 50x
1110 60x
1111 Reserved
(1)
DEFAULT: 0x0000
DESCRIPTION
Copyright © 2007–2009, Texas Instruments Incorporated
TLK3134
www.ti.com
ACCESS
RW
RW
RW
RW
RW
RW
RW
ACCESS
RW