Hstl_Output_Vtp_Control; Hstl_Global_Control - Texas Instruments TLK3134 Data Manual

www.ti.com
ADDRESS: 0x9303
BIT(s) NAME
4/5.37635.15 O_FORCE_UP_N
4/5.37635.14 O_FORCE_UP_P
4/5.37635.13 O_FORCE_DOWN_N
4/5.37635.12 O_FORCE_DOWN_P
4/5.37635.11:9 O_VTP_DRIVE[2:0]
4/5.37635.7:5 O_FILTER_CONTROL[2:0]
4/5.37635.3 O_LOCK
ADDRESS: 0x9304
BIT(s) NAME
4/5.37636.15 HSTL power down control
4/5.37636.14 HSTL Retrain
4/5.37636.11 HSTL_CLK_EN
4/5.37636.7 Voltage reference selection
4/5.37636.3 VTP POWERSAVE
4/5.37636.2 GP 3-state Control
Copyright © 2007–2009, Texas Instruments Incorporated
Table 2-144. HSTL_OUTPUT_VTP_CONTROL
When set, increases NFET strength in all HSTL output cells . For TI
purposes Only
When set, increases PFET strength in all HSTL output cells . For TI
purposes Only
When set, decreases NFET strength in all HSTL output cells . For TI
purposes Only
When set, decreases PFET strength in all HSTL output cells . For TI
purposes Only
Drive strength control for HSTL output cells
3'b000 = 30 % drive strength increase
3'b001 = 20% drive strength increase
3'b010 = 10% drive strength increase
3'b011 = Normal drive strength(default)
3'b100 = 10% drive strength decrease
3'b101 = 20% drive strength decrease
3'b110 = 30% drive strength decrease
3'b111 = 40% drive strength decrease
Filter Control
3'b000 = Impedance change filtering off
3'b001 = Update on 2 consecutive update requests
3'b010 = Update on 3 consecutive update requests(default)
3'b011 = Update on 4 consecutive update requests
3'b100 = Update on 5 consecutive update requests
3'b101 = Update on 6 consecutive update requests
3'b110 = Update on 7 consecutive update requests
3'b111 = Update on 8 consecutive update requests
Impedance Lock Control
When set, disables dynamic impedance control updates for HSTL output
cells
Table 2-145. HSTL_GLOBAL_CONTROL
When set, triggers HSTL power down sequence and places all HSTL cells
in power down state.
When set, triggers retraining of all HSTL inputs and outputs to match the
impedance. Retraining is triggered only when this bit value goes from 0 to
1. HSTL retraining should occur at the end of device provisioning.
HSTL impedance control clock (CLK2X) selection
1 = Uses MDC (MDIO clock) as CLK2X
0 = Uses clock generated from Jitter cleaner as CLK2X
1 = Internal voltage reference used for HSTL input signals
0 = External voltage reference used for HSTL input signals
When set, enables power save mode on HSTL VTP controllers
When set, 3-states GP outputs
Submit Documentation Feedback
Product Folder Link(s):
SLLS838F – MAY 2007 – REVISED DECEMBER 2009
DEFAULT: 0x0640
DESCRIPTION
DEFAULT: 0x0088
DESCRIPTION
TLK3134
TLK3134
ACCESS
RW
RW
RW
RW
ACCESS
RW
RW
RW
RW
RW
RW
Detailed Description 85