Table of Contents
Advertisement
QU 100
System Reset
Power On Reset
Force Address - 242
J
IPL
Clear L, H, and Error Regs
PSW Restart
l
Set Stats 0-3 ta 0, MD to 3
S3=1, MD=J
S3=1, MD=3
l ....
l
Clear Mand
J
Regs
Set LB and MB ta 0
LS and Bump Addressing
All "l's" ta R Reg
07000000 ta M Reg
LS
Emit Field (2-3) to LSFR
l
R Reg (24-27) ta
J
Reg
l
Bump R Reg to Maver
U
LS Adr = 00
JJJJ
{Sector 00)
W (0-1) ta SAR 14-15
Emit Field (2-3) ta SAR 1
LS to L Reg and Regen
W (2-7) to SAR 24-29
6-17
Bump Adr = -RROO--RRRRRR
Initiate Bump Stor Cycle
Clear IAR, Set LB to 3
l
I~
Correct LS Parity (If Needed)
L Reg to Adder to L Reg to LS
Store 07000000 in Bump
M Reg to SOR ta Bump Storage
LB=3, MB=O
~
LB=3, MB=3
~
B
0
:
3
LS Adr = I 0
JJJJ
(Sector 10)
LS Adr = 01
JJJJ
(Sector 01)
LS Adr = 11
JJJJ
(Sector 11)
LS to L Reg and Reg_en
LS to L Reg and Regen
LS to L Reg and Regen
Bump Adr = -RR 10--RRRRRR
Bump Adr = -RRO 1--RRRRRR
Bump
Adr
= -RR 11--RRRRRR
Initiate Bump Stor Cycle
Initiate Bump Stor
~le
Initiate Bump Stor
~cle
Set MB to 3
Decrement R Reg by I
Set MB to 0
Set LB to 0
I
L Reg to Adder to L Reg to LS
~Correct
LS Parity (If Needed)
Set A Bit on if W = 0
Gate 0111 to Mvr to
J
Reg
{Set up WS7 if finished)
A
{Not Finished)
A
A (Finished)
l
Bit
l
On
Zeros to SOR to Bump Storage
-
Store~
Zeros to S DR to Bump Star age
Decremented R Reg to Mvr
00000000
Reset LB and MB
W (0-3) to
J
Reg
in Bump
Emit Field to Scan Stats
J
WS7 (!>SW Backup) to L Reg
Loop 256 X
MD=3, S3=1 0PL)
_M.
MD=O S3=1 (!>SW Restart)
~·
0=3, 53=0
stem Reset)
Restore PSW 0-7, 12-15
I
c
IPL Read - CK 800
c
Halt Loop -
QT
200
)
Load PSW-
QJ
200
)
FIGURE 173. SYSTEM RESET
Appendix B-System Control Panel
(3/71)
185
Advertisement
Table of Contents
