Figure A. 3. Usb To Hard Jtag I/F - Lattice Semiconductor MachXO5T-NX-Development Board User Manual

Table of Contents

Advertisement

MachXO5T-NX-Development Board
Evaluation Board User Guide
5
VBUS_5V
C86
100nF
L3
D
600ohm 500mA
J11
USB_MINI_B
DI
1
VBUS
VCC
2
D-
D-
3
D+
D+
4
NC
5
GND
6
SHLD
C101
CASE
7
100nF
CASE
8
CASE
9
R164
100K
CASE
10
MH1
11
MH2
C
+3.3V
U2
8
VCC
CS
7
NU
CLK
6
ORG
5
VSS
DO
C7
93LC56C-I/SN
100nF
B
+1.8V
MPZ1005S121CT000
R137
1
FB5
JP17
2
1
VADC
VCC_ADC
U3I
N13
VCCADC18
ADC_REFP0
ADC_REFP1
C79
ADC_DP0
ADC_DN0
0.1uF
ADC_DP1
N14
VSSADC
ADC_DN1
R160
LFMXO5-100-BBG400
A
0
5
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
46
4
+3.3V
L1
2
VBUS_5V
600ohm 500mA
D19
+3.3V
1
6
GND
VBUS
DM
2
5
DM
L2
NC2
D+
2
3
4
DP
DP
600ohm 500mA
NC3
D-
ESDR0502N-UDFN6
R163 0
DM
DP
R162 0
FT_RSTb
2
1
+3.3V
JP9
FT_DIS
VCC1_8FT
+3.3V
C5
C6
10uF
100nF
R11
R12
R13
10K
10K
10K
1
2
3
DI
4
12K
R19
X1
1
3
1
3
2
4
G1
G2
C8
18pF
7M-12.000MAAJ
VCC_ADC
2
[5] 12MHZ
JP11
+1.2V +1.8V
N15
FB8
MPZ1005S121CT000
P15
FB9
MPZ1005S121CT000
M15
ADCP0
M14
ADCN0
L13
ADCP1
M13
ADCN1
R168
R169
VCC_CORE
+1.0V
0
0
R80
0.01 ohm
1K
R112
3314G-1-103E
2
1
JP18
VCORE
4

Figure A. 3. USB to Hard JTAG I/F

© 2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
3
FT_VPLL
1
C1
C2
4.7uF
100nF
FT_VPHY
1
C3
C4
VCC1_8FT
+3.3V
4.7uF
100nF
U1
FT2232HL
ADBUS0
50
VREGIN
ADBUS1
ADBUS2
49
VREGOUT
ADBUS3
ADBUS4
ADBUS5
7
DM
ADBUS6
8
DP
ADBUS7
ACBUS0
FT_RSTb
R9
2.2K
14
RESET#
ACBUS1
ACBUS2
ACBUS3
FT_REF
6
R10
12K
REF
ACBUS4
ACBUS5
ACBUS6
ACBUS7
FT_EECS
63
EECS
FT_EECLK
62
EECLK
BDBUS0
FT_EEDATA
61
EEDATA
BDBUS1
BDBUS2
BDBUS3
FT_OSCI
2
OSCI
BDBUS4
BDBUS5
BDBUS6
FT_OSCO
BDBUS7
3
OSCO
BCBUS0
BCBUS1
C9
BCBUS2
13
18pF
TEST
BCBUS3
BCBUS4
BCBUS5
FTDI High-Speed USB
BCBUS6
BCBUS7
FT2232H
1
PWREN#
12MHZ
SUSPEND#
+1.8V
1
1K
R82
POT1_WIPER
POT1
ADCP1
2
3
3
2
VCCIO2
NX_TDI
NX_TDI [5]
NX_TDO
R1
NX_TDO [5]
NX_TMS
NX_TMS [5]
NX_TCK
NX_TCK [5]
J1
1
4.7k
1
2
2
3
3
4
4
5
5
6
6
7
7
8
8
+3.3V
VCCIO2
Header 1x8
R8
C124
C125
DNI
100nF
100nF
2.2K
+3.3V
U14
JP1
OEN
2
1
16
15
VCCA
VCCB
LS_DIS
16
ADBUS0
TCK
3
14
0
R4
A1
B1
17
ADBUS1
0
R5
TDI
4
A2
18
ADBUS2
0
R6
TDO
5
13
A3
B2
19
ADBUS3
0
R7
TMS
6
A4
21
+3.3V
12
B3
22
R47
4.7k
1
DIR1
23
2
11
DIR2
B4
24
7
DIR3
8
R48
4.7k
DIR4
26
ACBUS0
OEN
9
10
OEN
GND
27
R111
4.7k
28
29
SN74AVC4T774
I2C_EN_LED_DR
30
4.7k
32
R155
33
D21
34
1
2
1N4448W
JP12
FTDI_SCL
38
BDBUS0
2
1
SCL0
0
DNI
R130
SCL
39
BDBUS1
0
R24
FTDI_SDA
40
BDBUS2
0
R25
2
1
SDA0
JP13
41
43
SDA
44
FTDI_SDA [5]
45
JP27
FTDI_SCL
46
BDBUS7
2
1
FTDI_SCL [5]
48
SCL_IN
SCL0
SCL0 [5,9]
52
53
SDA0
SDA0 [5,9]
54
+3.3V
55
57
58
59
C10
C11
C12
C13
C14
60
100nF
100nF
100nF
100nF
100nF
36
L L L a a a t t t t t t i i i c c c e e e S S S e e e m m m i i i c c c o o o n n n d d d u u u c c c t t t o o o r r r A A A p p p p p p l l l i i i c c c a a a t t t i i i o o o n n n s s s
E E E m m m a a a i i i l l l : : : t t t e e e c c c h h h s s s u u u p p p p p p o o o r r r t t t @ @ @ L L L a a a t t t t t t i i i c c c e e e s s s e e e m m m i i i . . . c c c o o o m m m
P P P h h h o o o n n n e e e ( ( ( 5 5 5 0 0 0 3 3 3 ) ) ) 2 2 2 6 6 6 8 8 8 - - - 8 8 8 0 0 0 0 0 0 1 1 1 - - - o o o r r r - - - ( ( ( 8 8 8 0 0 0 0 0 0 ) ) ) L L L A A A T T T T T T I I I C C C E E E
T T T i i i t t t l l l e e e
U U U S S S B B B t t t o o o H H H a a a r r r d d d J J J T T T A A A G G G I I I / / / F F F
S S S i i i z z z e e e
P P P r r r o o o j j j e e e c c c t t t
B B B
M M M a a a c c c h h h X X X O O O 5 5 5 - - - N N N X X X 1 1 1 0 0 0 0 0 0 K K K D D D e e e v v v e e e l l l o o o p p p m m m e e e n n n t t t B B B o o o a a a r r r d d d
D D D a a a t t t e e e : : :
F F F r r r i i i d d d a a a y y y , , , F F F e e e b b b r r r u u u a a a r r r y y y 1 1 1 7 7 7 , , , 2 2 2 0 0 0 2 2 2 3 3 3
2
1
R2
R3
4.7k
4.7k
D
VCCIO2
NX_TCK
NX_TDI
NX_TDO
NX_TMS
C
+3.3V
R156
1K
D9
Red
Q1
MMBT3904
B
A
1 1 1 . . . 0 0 0
S S S c c c h h h e e e m m m a a a t t t i i i c c c R R R e e e v v v
B B B o o o a a a r r r d d d R R R e e e v v v
A A A
S S S h h h e e e e e e t t t
3 3 3
o o o f f f
1 1 1 1 1 1
1
FPGA-EB-02058-1.0

Advertisement

Table of Contents
loading

Table of Contents