Delta AH500 Programming Manual page 578

Hide thumbs Also See for AH500:

Table of Contents

AH 5 00 Pr ogr am m ing Ma n ua l

Instruction code

Explanation:

Please refer to the additional remark on the instruction LRC for more information about the

LRC check code.

The operand n should be an even number, and should be within the range between 1 and

1000. If n is not within the range, the operation error occurs, the instruction is not executed,

SM0 and SM1 are ON, and the error code in SR0 is 16#200B.

The 16-bit conversion mode: When SM606 is OFF, the hexadecimal data in the device

specified by S is divided into the high 8-bit data and the low 8-bit data. The LRC is applied to

every byte, and the operation result is stored in the high 8-bit and the low 8-bit in the device

specified by D. The number of bytes depends on n.

The 8-bit conversion mode: When SM606 is ON, the hexadecimal data in the device specified

by S is divided into the high 8-bit data (invalid data) and the low 8-bit data. The LRC is applied

to every byte, and the operation result is stored in the low 8-bit in the two registers. The

number of bytes depends on n. (The values of the high 8 bits in the two registers are 0.)

The PLC is connected to the VFD-S series AC motor drive (ASCII mode: SM210 is OFF; 8-bit

mode: SM606 is ON.). The PLC sends the command, and reads the data in the six devices at

the addresses starting from 16#2101 in the VFD-S series AC motor drive.

The PLC sends "：01 03 2101 0006 D4 CR LF".

Pulse instruction 16-bit instruction (7 steps) 32-bit instruction

S ： Initial device to which the LRC is applied

n ： Number of bytes

D ： Initial device in which the operation result is stored

Longitudinal parity check

Chapters

Table of Contents