Intel IXF1104 Datasheet page 19

Page #
140
143
143
143
145
148
163
164
169
170
171
172
172
172
172
178
177
177
177
179
180
181
186
194
Page #
Page #
Datasheet
Document Number: 278757
Revision Number: 009
Revision Date: 27-Oct-2005
Revision Number: 006
Revision Date: August 21, 2003
Description
Modified Table 53 "IPG Receive and Transmit Time Register (Addr: Port_Index + 0x0A – +
0x0C)".
Modified Table 60 "Short Runts Threshold Register (Addr: Port_Index + 0x14)".
Modified Table 61 "Discard Unknown Control Frame Register (Addr: Port_Index + 0x15)".
Modified Table 62 "RX Config Word Register Bit Definition (Addr: Port_Index + 0x16)".
Modified Table 64 "DiverseConfigWrite Register (Addr: Port_Index + 0x18)".
Modified Table 67 "RX Statistics Registers (Addr: Port_Index + 0x20 – + 0x39)".
Modified Table 82 "Microprocessor Interface Register (Addr: 0x508)".
Modified Table 84 "LED Flash Rate Register (Addr: 0x50A)".
Modified Table 93 "RX FIFO Errored Frame Drop Enable Register (Addr: 0x59F)".
Modified Table 96 "RX FIFO Loopback Enable for Ports 0 - 3 Register (Addr: 0x5B2)".
Added Table 98 "RX FIFO Jumbo Packet Size 0-3 Register (Addr: 0x5B8 – 0x5BB".
Added Table 99 "RX FIFO Jumbo Packet Size Port 0 Register Bit Definitions (Addr: 0x5B8)".
Added Table 100 "RX FIFO Jumbo Packet Size Port 1 Register Bit Definitions (Addr: 0x5B9)".
Added Table 101 "RX FIFO Jumbo Packet Size Port 2 Register Bit Definitions (Addr: 0x5BA)".
Added Table 102 "RX FIFO Jumbo Packet Size Port 3 Register Bit Definitions (Addr: 0x5BB)".
Modified Table 110 "TX FIFO Number of Dropped Packets Register Ports 0-3 (Addr: 0x625 –
0x629)".
Modified Table 108 "TX FIFO Port Reset Register (Addr: 0x620)".
Modified Table 108 "TX FIFO Port Reset Register (Addr: 0x620)".
Modified Table 107 "Loop RX Data to TX FIFO Register Ports 0 - 3 (Addr: 0x61F)".
Added Table 111 "TX FIFO Occupancy Counter for Ports 0 - 3 Registers (Addr: 0x62D –
0x630)".
Added Table 112 "TX FIFO Port Drop Enable Register (Addr: 0x63D)".
Modified Table 114 "MDI Single Command Register (Addr: 0x680)".
Added Table 122 "Tx and Rx Power-Down Register (Addr: 0x787)".
®
Replaced Figure 53 "Intel IXF1104 Example Package Marking".
Revision Date: April 30, 2003
Description
Initial external release.
Revisions 001 through 004
Revision Date: April 2001 – December 2002
Description
Internal releases.
(Sheet 2 of 2)
Revision 005
Contents
19