Datasheet - Intel IXF1104 Datasheet

Contents
Page #
207
208
209
210
211
212
213
215
221
222
222
222
NA
NA
NA
180(old)
Page #
19
53
60
87
65
87
100
110
113
119
125
18
Revision Date: March 24, 2004
Description
Modified Table 136 "Loop RX Data to TX FIFO (Line-Side Loopback) Ports 0 - 3 ($0x61F)"
[renamed heading and bit name].
Modified Table 138 "TX FIFO Overflow Frame Drop Counter Ports 0 - 3 ($0x621 – 0x624)"
[renamed from TX FIFO Number of Frames Removed Ports 3 - 0].
Modified Table 139 "TX FIFO Errored Frame Drop Counter Ports 0 - 3 ($0x625 – 0x629)" [renamed
from TX FIFO Number of Dropped Packets Ports 0-3 and text under the description].
Modified Table 141 "TX FIFO Port Drop Enable ($0x63D)" [changed description for bits 3:0].
Modified Table 142 "MDIO Single Command ($0x680)" [changed default; changed description and
default for bits 9:8; changed default for bits 4:0].
Modified Table 144 "Autoscan PHY Address Enable ($0x682)" [added note to register description].
Modified Table 146 "SPI3 Transmit and Global Configuration ($0x700)" [broke out bits 19:16, 7:4,
and 3:0 and changed description text].
Modified Table 147 "SPI3 Receive Configuration ($0x701)" [broke out bits and modified all text
adding SPHY and MPHY modes].
Modified Table 152 "Clock and Interface Mode Change Enable Ports 0 - 3 ($0x794)" [deleted
second paragraph of the Register Description; renamed bits to match caption; changed text under
Description].
Added note under Section 8.4.11, "Optical Module Register Overview".
Modified Table 153 "Optical Module Status Ports 0-3 ($0x799)" [edited register description].
Modified Table 154 "Optical Module Control Ports 0 - 3 ($0x79A)" [changed register description].
Removed/Reserved Table 190 "TX and RX AC/DC Coupling Selection ($7x780)".
Deleted old Figure 19, "Typical GBIC Module Functional Diagram" under Section 5.7, "Optical
Module Interface".
Removed old Section 5.1.1.5, "Pause Command Frames."
Removed old Table 13. TX FIFO Mini Frame Size for MAC and Padding Enable Port 0 to 3 Register
(Addr: 0x63E) and replaced with Reserved.
Revision Date: August 21, 2003
Description
®
Modified Table 1 "Intel IXF1104 Signal Descriptions"
Modified Section 5.1.1.1, "Padding of Undersized Frames on Transmit".
Modified text for etherStatsCollision in Table 9 "RMON Additional Statistics".
®
Modified Table 17 "Intel IXF1104-to-Optical Module Interface Connections"
Modified first paragraph under Section 5.3.1.2, "Clock Rates".
Modified Section 5.8.2.1, "High-Speed Serial Interface".
Modified Figure 27 "Microprocessor — External and Internal Connections".
Changed PECL to LVDS under Section 6.1, "DC Specifications".
Modified table note 4 in Table 32 "SPI3 Receive Interface Signal Parameters".
Modified Table 37 "SerDes Timing Parameters".
Modified Table 40 "Microprocessor Interface Write Cycle AC Signal Parameters".
Revision Number: 007
(Sheet 5 of 5)
Revision Number: 006
(Sheet 1 of 2)

Datasheet

Document Number: 278757
Revision Number: 009
Revision Date: 27-Oct-2005