Exception Vectors - Motorola MC68340 User Manual

Integrated processor with dma
Hide thumbs Also See for MC68340:
Table of Contents

Advertisement

5.5.1 Exception Vectors

An exception vector is the address of a routine that handles an exception. The VBR
contains the base address of a 1024-byte exception vector table, which consists of 256
exception vectors. Sixty-four vectors are defined by the processor, and 192 vectors are
reserved for user definition as interrupt vectors. Except for the reset vector which is two
long words, each vector in the table is one long word. Refer to Table 5-16 for information
on vector assignment.
Vector Number
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16–23
24
25
26
27
28
29
30
31
32–47
48–58
59–63
64–255
MOTOROLA
Freescale Semiconductor, Inc.
Table 5-16. Exception Vector Assignments
Vector Offset
Dec
Hex
Space
0
000
4
004
8
008
12
00C
16
010
20
014
24
018
28
01C
32
020
36
024
40
028
44
02C
48
030
52
034
56
038
60
03C
64
040
92
05C
96
060
100
064
104
068
108
06C
112
070
116
074
120
078
124
07C
128
080
188
0BC
192
0C0
232
0E8
236
0EC
252
0FC
256
100
1020
3FC
MC68340 USER'S MANUAL
For More Information On This Product,
Go to: www.freescale.com
Assignment
SP
Reset: Initial Stack Pointer
SP
Reset: Initial Program Counter
SD
Bus Error
SD
Address Error
SD
Illegal Instruction
SD
Zero Division
SD
CHK, CHK2 Instructions
SD
TRAPcc, TRAPV Instructions
SD
Privilege Violation
SD
Trace
SD
Line 1010 Emulator
SD
Line 1111 Emulator
SD
Hardware Breakpoint
SD
(Reserved for Coprocessor Protocol Violation)
SD
Format Error
SD
Uninitialized Interrupt
SD
(Unassigned, Reserved)
SD
Spurious Interrupt
SD
Level 1 Interrupt Autovector
SD
Level 2 Interrupt Autovector
SD
Level 3 Interrupt Autovector
SD
Level 4 Interrupt Autovector
SD
Level 5 Interrupt Autovector
SD
Level 6 Interrupt Autovector
SD
Level 7 Interrupt Autovector
SD
Trap Instruction Vectors (0–15)
SD
(Reserved for Coprocessor)
SD
(Unassigned, Reserved)
SD
User-Defined Vectors (192)
5- 39

Advertisement

Table of Contents
loading

Table of Contents