Table of Contents
Advertisement
PIV7–PIV0—Periodic Interrupt Vector Bits 7–0
These bits contain the value of the vector generated during an IACK cycle in response
to an interrupt from the periodic timer. When the SIM40 responds to the IACK cycle, the
periodic interrupt vector from the PICR is placed on the bus. This vector number is
multiplied by four to form the vector offset, which is added to the vector base register to
obtain the address of the vector.
4.3.2.7 PERIODIC INTERRUPT TIMER REGISTER (PITR). The PITR contains control for
prescaling the software watchdog and periodic timer as well as the count value for the
periodic timer. This register can be read or written at any time. Bits 15–10 are not
implemented and always return zero when read. A write does not affect these bits.
PITR
15
14
13
12
0
0
0
0
RESET:
0
0
0
0
Bits 15–10—Reserved
SWP—Software Watchdog Prescale
This bit controls the software watchdog clock source as shown in 4.3.2.5 System
Protection Control Register (SYPCR).
1 = Software watchdog clock prescaled by a value of 512.
0 = Software watchdog clock not prescaled.
The SWP reset value is the inverse of the MODCK bit state on the rising edge of reset.
PTP—Periodic Timer Prescaler Control
This bit contains the prescaler control for the periodic timer.
1 = Periodic timer clock prescaled by a value of 512.
0 = Periodic timer clock not prescaled.
The PTP reset value is the inverse of the MODCK bit state on the rising edge of reset.
PITR7–PITR0—Periodic Interrupt Timer Register Bits 7–0
The remaining bits of the PITR contain the count value for the periodic timer. A zero
value turns off the periodic timer.
MOTOROLA
Freescale Semiconductor, Inc.
11
10
9
8
0
0
SWP
PTP
0
0
MODCK MODCK
MC68340 USER'S MANUAL
For More Information On This Product,
Go to: www.freescale.com
7
6
5
4
PITR7
PITR6
PITR5
PITR4
0
0
0
0
$024
3
2
1
0
PITR3
PITR2
PITR1
PITR0
0
0
0
0
Supervisor Only
4- 27
Advertisement
Table of Contents
