Table of Contents
Advertisement
An equation for the chip select access time, t CSDV , can be developed as follows:
where:
t cyc = system clock period
N c = number of clocks per access
t s9 = CLKOUT low to CS asserted = 30 ns maximum at 16.78 MHz
t s27 = data-in valid to CLKOUT low setup = 5 ns minimum at 16.78 MHz
Using these equations, the memory access times at 16.78 MHz are shown in Table 10-1.
See Section 11 Electrical Characteristics for more timing information.
Table 10-1. Memory Access Times at 16.78 MHz
Access Time
The values can be used to determine how many clock cycles an access will take, given
the access time of the memory devices and any delays through buffers or external logic
that may be needed.
10.2.3 Calculating Frequency-Adjusted Output
The general relationship between the CLKOUT and most input and output signals is
shown in Figure 10-11. Most outputs transition off of a falling edge of CLKOUT, but the
same principle applies to those outputs that transition off of a rising edge.
ASYNCHRONOUS
Figure 10-11. Signal Relationships to CLKOUT
For outputs that are referenced to a clock edge, the propagation delay (t d ) does not
change as the frequency changes. For instance, specification 6 in the electrical
characteristics, shown in Section 11 Electrical Characteristics, shows that address,
function code, and size information is valid 3 to 30 ns after the rising edge of S0. This
specification does not change even if the device frequency is less than 16.78 MHz.
MOTOROLA
Freescale Semiconductor, Inc.
t CSDV = t cyc (N c – 1) – t s9 – t s27
N = 2
N = 3
t
54 ns
114 ns
ADV
t
24 ns
84 ns
CSDV
CLKOUT
OUTPUTS
INPUTS
MC68340 USER'S MANUAL
For More Information On This Product,
Go to: www.freescale.com
N = 4
N = 5
173 ns
233 ns
143 ns
203 ns
t d
t su
h t
N = 6
292 ns
263 ns
10-7
Advertisement
Table of Contents
