Receiver Buffer (Rb); Transmitter Buffer (Tb) - Motorola MC68340 User Manual

Integrated processor with dma
Hide thumbs Also See for MC68340:
Table of Contents

Advertisement

RC1–RC0—Receiver Commands
These bits select a single command as listed in Table 7-8.
No Action Taken—The no action taken command causes the receiver to stay in its
current mode. If the receiver is enabled, it remains enabled; if disabled, it remains
disabled.
Receiver Enable—The receiver enable command enables operation of the channel's
receiver. If the serial module is not in multidrop mode, this command also forces the
receiver into the search-for-start-bit state. If the receiver is already enabled, this
command has no effect.
Receiver Disable—The receiver disable command disables the receiver immediately.
Any character being received is lost. The command has no effect on the receiver status
bits or any other control register. If the serial module is programmed to operate in the
local loopback mode or multidrop mode, the receiver operates even though this
command is selected. If the receiver is already disabled, this command has no effect.
Do Not Use—Do not use this bit combination because the result is indeterminate.
7.4.1.8 RECEIVER BUFFER (RB). The receiver buffer contains three receiver holding
registers and a serial shift register. The channel's RxDx pin is connected to the serial shift
register. The holding registers act as a FIFO. The CPU32 reads from the top of the stack
while the receiver shifts and updates from the bottom of the stack when the shift register
has been filled (see Figure 7-4). This register can only be read when the serial module is
enabled (i.e., the STP bit in the MCR is cleared).
RB7–RB0—These bits contain the character in the receiver buffer.
7.4.1.9 TRANSMITTER BUFFER (TB). The transmitter buffer consists of two registers,
the transmitter holding register and the transmitter shift register (see Figure 7-4). The
holding register accepts characters from the bus master if the TxRDY bit in the channel's
SR is set. A write to the transmitter buffer clears the TxRDY bit, inhibiting any more
7-30
Freescale Semiconductor, Inc.
Table 7-8. RCx Control Bits
RC1
RC0
0
0
0
1
1
0
1
1
RBA, RBB
7
6
5
4
RB7
RB6
RB5
RB4
RESET:
0
0
0
0
Read Only
MC68340 USER'S MANUAL
For More Information On This Product,
Go to: www.freescale.com
Command
No Action Taken
Enable Receiver
Disable Receiver
Do Not Use
$713, $71B
3
2
1
0
RB3
RB2
RB1
RB0
0
0
0
0
Supervisor/User
MOTOROLA

Advertisement

Table of Contents
loading

Table of Contents