General Routing Configuration Accesses; Standard Pci Bus Configuration Mechanism; Table 3-1. Device Number Assignment For Internal Mch Devices - Intel 925 - Pentium D 925 3.0GHz 800MHz 4MB-Cache Socket 775 CPU Datasheet

Register Description
The MCH contains the following PCI devices within a single physical component. The
configuration registers for the devices are mapped as devices residing on PCI bus 0.
• Device 0 – Host Bridge/DRAM Controller: Logically this appears as a PCI device residing
on PCI bus 0. Device 0 contains the standard PCI header registers, PCI Express base address
register, DRAM control (including thermal/throttling control), and configuration for the DMI
and other MCH specific registers.
• Device 1– Host-PCI Express Bridge. Logically this appears as a "virtual" PCI-to-PCI
bridge residing on PCI bus 0 and is compliant with PCI Express* Specification Revision
1.0a. Device 1 contains the standard PCI-to-PCI bridge registers and the standard PCI
Express/PCI configuration registers (including the PCI Express memory address mapping). It
also contains Isochronous and Virtual Channel controls in the PCI Express extended
configuration space.

Table 3-1. Device Number Assignment for Internal MCH Devices

Host Bridge / DRAM Controller
Host-to-PCI Express* Bridge (virtual P2P)
3.3

General Routing Configuration Accesses

The MCH supports two PCI related interfaces: DMI and PCI Express. PCI and PCI Express
configuration cycles are selectively routed to one of these interfaces. The MCH is responsible for
routing configuration cycles to the proper interface. Configuration cycles to the Intel ICH6
internal devices and Primary PCI (including downstream devices) are routed to the Intel ICH6 via
DMI. Configuration cycles to both the PCI Express Graphics PCI compatibility configuration
space and the PCI Express Graphics extended configuration space are routed to the PCI Express
Graphics port.
A detailed description of the mechanism for translating processor I/O bus cycles to configuration
cycles is described below.
3.3.1

Standard PCI Bus Configuration Mechanism

The PCI Bus defines a slot based "configuration space" that allows each device to contain up to 8
functions with each function containing up to 256 8-bit configuration registers. The PCI
specification defines two bus cycles to access the PCI configuration space: Configuration Read
and Configuration Write. Memory and I/O spaces are supported directly by the processor.
Configuration space is supported by a mapping mechanism implemented within the MCH.
The configuration access mechanism makes use of the CONFIG_ADDRESS Register (at I/O
address 0CF8h though 0CFBh) and CONFIG_DATA Register (at I/O address 0CFCh though
0CFFh). To reference a configuration register a DW I/O write cycle is used to place a value into
CONFIG_ADDRESS that specifies the PCI bus, the device on that bus, the function within the
device, and a specific configuration register of the device function being accessed.
CONFIG_ADDRESS [31] must be 1 to enable a configuration cycle. CONFIG_DATA then
becomes a window into the four bytes of configuration space specified by the contents of
38
MCH Function
Intel
Device#
Device 0
Device 1
®
82925X/82925XE MCH Datasheet
R