Smm Space Restrictions; Smm Space Combinations; Table 9-5. Smm Space Table - Intel 925 - Pentium D 925 3.0GHz 800MHz 4MB-Cache Socket 775 CPU Datasheet

System Address Map
9.4.2

SMM Space Restrictions

If any of the following conditions are violated, the results of SMM accesses are unpredictable and
may cause the system to hang:
• The Compatible SMM space must not be set-up as cacheable.
• High or TSEG SMM transaction address space must not overlap address space assigned to
system main memory, or to any "PCI" devices (including DMI, PCI Express, and graphics
devices). This is a BIOS responsibility.
• Both D_OPEN and D_CLOSE capability must not be enabled at the same time.
• When TSEG SMM space is enabled, the TSEG space must not be reported to the OS as
available main memory. This is a BIOS responsibility.
• Any address translated through the GMADR TLB must not target main memory from
A_0000h–F_FFFFh.
9.4.3

SMM Space Combinations

When High SMM is enabled, the Compatible SMM space is effectively disabled. Processor
originated accesses to the Compatible SMM space are forwarded to PCI Express if this VGA
capability is enabled; otherwise, they are forwarded to the DMI. PCI Express and DMI originated
accesses are never allowed to access SMM space.

Table 9-5. SMM Space Table

Global Enable
G_SMRAME
0
1
1
1
1
168
High Enable TSEG Enable
H_SMRAM_EN TSEG_EN
X X
0 0
0 1
1 0
1 1
Compatible High (H)
(C) Range Range
Disable Disable
Enable Disable
Enable Disable
Disabled Enable
Disabled Enable
®
Intel 82925X/82925XE MCH Datasheet
R
TSEG (T)
Range
Disable
Disable
Enable
Disable
Enable