Rid-Revision Identification (D0:F0); Cc-Class Code (D0:F0) - Intel 925 - Pentium D 925 3.0GHz 800MHz 4MB-Cache Socket 775 CPU Datasheet

Express chipset for the intel 82925x/82925xe memory controller hub (mch)
Hide thumbs Also See for 925 - Pentium D 925 3.0GHz 800MHz 4MB-Cache Socket 775 CPU:
Table of Contents

Advertisement

R
4.1.5
RID—Revision Identification (D0:F0)
PCI Device:
Address Offset:
Default Value:
Access:
Size:
This register contains the revision number of the MCH Device 0.
Bit
7:0
4.1.6
CC—Class Code (D0:F0)
PCI Device:
Address Offset:
Default Value:
Access:
Size:
This register identifies the basic function of the device, a more specific sub-class, and a register-
specific programming interface.
Bit
23:16
15:8
7:0
®
Intel
82925X/82925XE MCH Datasheet
Access &
Default
RO
Revision Identification Number (RID): This is an 8-bit value that indicates the
00h
revision identification number for the MCH Device 0. See Intel
Express Chipset Specification Update for the value of the Revision Identification
Register.
Access &
Default
RO
Base Class Code (BCC): This is an 8-bit value that indicates the base class
06h
code for the MCH.
06h = Bridge device.
RO
Sub-Class Code (SUBCC): This is an 8-bit value that indicates the category of
00h
Bridge into which the MCH falls.
00h = Host Bridge.
RO
Programming Interface (PI): This is an 8-bit value that indicates the
00h
programming interface of this device. This value does not specify a particular
register set layout and provides no practical use for this device.
Host Bridge/DRAM Controller Registers (D0:F0)
0
08h
See table below
RO
8 bits
Description
0
09h
060000h
RO
24 bits
Description
®
925X/925XE
51

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

925x925xe82925x82925xe

Table of Contents