Geodelink™ Pci Bridge Register Descriptions; Table 6-91. Standard Geodelink™ Device Msrs Summary; Table 6-92. Glpci Specific Registers Summary - AMD Geode LX 600@0.7W Data Book

Processors
Table of Contents

Advertisement

33234H
6.16
GeodeLink™ PCI Bridge Register Descriptions
All GeodeLink™ PCI Bridge (GLPCI) registers are Model
Specific Registers (MSRs) and are accessed via the
RDMSR and WRMSR instructions.
The registers associated with the GLPCI are the Standard
GeodeLink Device (GLD) MSRs and GLPCI Specific
MSRs. Table 6-91 and Table 6-92 are register summary
Table 6-91. Standard GeodeLink™ Device MSRs Summary
MSR
Address
Type
50002000h
RO
50002001h
R/W
50002002h
R/W
50002003h
R/W
50002004h
R/W
50002005h
R/W
MSR
Address
Type
50002010h
R/W
50002011h
R/W
50002012h
R/W
50002013h
R/W
50002014h
R/W
50002015h
R/W
50002016h
R/W
50002017h
R/W
50002018h
R/W
50002019h
R/W
5000201Ah
R/W
5000201Bh
R/W
5000201Ch
R/W
572
Register Name
GLD Capabilities MSR (GLD_MSR_CAP)
GLD Master Configuration MSR
(GLD_MSR_CONFIG)
GLD SMI MSR (GLD_MSR_SMI)
GLD Error MSR (GLD_MSR_ERROR)
GLD Power Management MSR
(GLD_MSR_PM)
GLD Diagnostic MSR (GLD_MSR_DIAG)

Table 6-92. GLPCI Specific Registers Summary

Register Name
GLPCI Global Control (GLPCI_CTRL)
GLPCI Arbiter Control (GLPCI_ARB)
GLPCI VPH / PCI Configuration Cycle Con-
trol (GLPCI_PBUS)
GLPCI Debug Packet Configuration
(GLPCI_DEBUG)
GLPCI Fixed Region Enables
(GLPCI_REN)
GLPCI Fixed Region Configuration A0-BF
(GLPCI_A0)
GLPCI Fixed Region Configuration C0-DF
(GLPCI_C0)
GLPCI Fixed Region Configuration E0-FF
(GLPCI_E0)
GLPCI Memory Region 0 Configuration
(GLPCI_R0)
GLPCI Memory Region 1 Configuration
(GLPCI_R1)
GLPCI Memory Region 2 Configuration
(GLPCI_R2)
GLCPI Memory Region 3 Configuration
(GLPCI_R3)
GLCPI Memory Region 4 Configuration
(GLPCI_R4)
GeodeLink™ PCI Bridge Register Descriptions
tables that include reset values and page references where
the bit descriptions are provided.
The MSR address is derived from the perspective of the
CPU Core. See Section 4.1 "MSR Set" on page 45 for
more detail on MSR addressing.
Reset Value
00000000_001054xxh
00000000_00000000h
00000000_0000003Fh
00000000_0000003Fh
00000000_00000015h
00000000_00000000h
Reset Value
44000000_00000000h
00000000_00000000h
00FF0000_00000000h
00000000_00000000h
00000000_00000000h
00000000_00000000h
00000000_00000000h
00000000_00000000h
00000000_00000000h
00000000_00000000h
00000000_00000000h
00000000_00000000h
00000000_00000000h
AMD Geode™ LX Processors Data Book
Reference
Page 574
Page 574
Page 575
Page 576
Page 577
Page 577
Reference
Page 578
Page 581
Page 584
Page 584
Page 584
Page 585
Page 586
Page 587
Page 588
Page 589
Page 590
Page 591
Page 592

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents