AMD Geode LX 600@0.7W Data Book page 528

33234H
6.12.3.15 SB CBC Initialization Vector 1 (SB_CBC_IV_1)
SB Memory Offset 044h
Type R/W
Reset Value 00000000h
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
Bit Name
31:0 IV[63:32]
6.12.3.16 SB CBC Initialization Vector 2 (SB_CBC_IV_2)
SB Memory Offset 048h
Type R/W
Reset Value 00000000h
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
Bit Name
31:0 CBC_IV_2 [95:64]
6.12.3.17 SB CBC Initialization Vector 3 (SB_CBC_IV_3)
SB Memory Offset 04Ch
Type R/W
Reset Value 00000000h
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
Bit Name
31:0 CBC_IV_3
[127:96]
528
SB_CBC_IV_1 Register Map
CBC_IV_1[63:32]
SB_CBC_IV_1 Bit Descriptions
Description
CBC Initialization Vector 1 [63:32]. Bits [63:32] of the IV for the CBC AES mode.
Change this register only when both A and B channels are IDLE. (A and B start bits, SB
Memory Offset 000h and 004h, bit 0 = 0). This register must be programmed with the IV
prior to starting an AES CBC mode encryption or decryption.
SB_CBC_IV_2 Register Map
CBC_IV_2[95:64]
SB_CBC_IV_2 Bit Descriptions
Description
CBC Initialization Vector 2 [95:64]. Bits [95:64] of the IV for the CBC AES mode.
Change this register only when both A and B channels are IDLE. (A and B start
bits, SB Memory Offset 000h and 004h, bit 0 = 0). This register must be pro-
grammed with the IV prior to starting an AES CBC mode encryption or decryption.
SB_CBC_IV_3 Register Map
CBC_IV_3[127:96] (rev2.0)
SB_CBC_IV_3 Bit Descriptions
Description
CBC Initialization Vector 3 [127:96]. Bits [127:96] of the IV for the CBC AES Mode.
Change this register only when both A and B channels are IDLE. (A and B start bits, SB
Memory Offset 000h and 004h, bit 0 = 0). This register must be programmed with the IV
prior to starting an AES CBC mode encryption or decryption.
Security Block Register Descriptions
9 8 7 6 5 4 3
9 8 7 6 5 4 3
9 8 7 6 5 4 3
AMD Geode™ LX Processors Data Book
2 1 0
2 1 0
2 1 0