AMD Geode LX 600@0.7W Data Book page 122

Processors
Table of Contents

Advertisement

33234H
IF_TEST_DATA_MSR Register Map for Return Stack Valids
63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
RSVD
IF_TEST_DATA_MSR Bit Descriptions for Return Stack Valids
Bit
Name
63:24
RSVD
23:16
ID_SPEC_VLD
15:8
IF_SPEC_VLD
7:0
NONSPEC_VLD
5.5.2.13 IF Sequential Count MRS (IF_SEQCOUNT_MSR)
MSR Address
00001110h
Type
RO
Reset Value
00000000_00000000h
IF SEQCOUNT MSR is a read only MSR containing the number of sequential instructions executed since the last change of
flow. This is useful when the CPU is halted, since it helps determine the instructions executed since the last record of the
BTM stream.
63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
Bit
Name
63:5
RSVD
4:0
SEQCOUNT
122
RSVD
ID_SPEC_VLD
Description
Reserved.
Valid Instruction Decode Speculative. ID speculative return stack entries that are
valid. The lease significant entry is the next to be popped from the stack. (Default = 0)
Valid Instruction Fetch Speculative. IF speculative return stack entries that are valid.
The least significant entry is the next to be popped from the stack. (Default = 0)
Valid Non-Speculative. Non-speculative return stack entries that are valid. The least
significant entry the next to be popped from the stack. (Default = 0)
IF_SEQCOUNT_MSR Register Map
RSVD
RSVD
IF_SEQCOUNT_MSR Bit Descriptions
Description
Reserved.
Sequential Count. Number of sequential instructions executed since the last change of
flow.
CPU Core Register Descriptions
9
8
7
IF_SPEC_VLD[7:0]
9
8
7
AMD Geode™ LX Processors Data Book
6
5
4
3
2
1
0
NONSPEC_VLD[7:0]
6
5
4
3
2
1
0
SEQCOUNT

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents