AMD Geode LX 600@0.7W Data Book page 174

33234H
Bits Name
49:32 LRU
31:12 TAG
11:2 RSVD (RO)
1 DIRTY
0 VALID
5.5.2.78 Data Cache Tag with Increment MSR (DC_TAG_I_MSR)
MSR Address 00001893h
Type R/W
Reset Value 00000000_00000000h
63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32
RSVD
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
Bit descriptions for this register are the same as for MSR 00001892h, except read/write of this register causes an auto-
increment on DC_INDEX_MSR (MSR 00001890h).
174
DC_TAG_MSR Bit Descriptions (Continued)
Description
Least Recently Used Value. (Default = 0)
Bit 49: Ways 11-8 more recent than ways 15-12.
Bit 48: Ways 7-4 more recent than ways 15-12.
Bit 47: Ways 7-4 more recent than ways 11-8.
Bit 46: Ways 3-0 more recent than ways 15-12.
Bit 45: Ways 3-0 more recent than ways 11-8.
Bit 44: Ways 3-0 more recent than ways 7-4.
Bit 43: Ways 15-14 more recent than ways 13-12.
Bit 42: Ways 11-10 more recent than ways 9-8.
Bit 41: Ways 7-6 more recent than ways 5-4.
Bit 40: Ways 3-2 more recent than ways 1-0.
Bit 39: Way 15 more recent than way 14.
Bit 38: Way 13 more recent than way 12.
Bit 37: Way 11 more recent than way 10.
Bit 36: Way 9 more recent than way 8.
Bit 35: Way 7 more recent than way 6.
Bit 34: Way 5 more recent than way 4.
Bit 33: Way 3 more recent than way 2.
Bit 32: Way 1 more recent than way 0.
0: False
1: True
Tag. Cache Tag Value for line/way selected by DC_INDEX (MSR 00001890h).
(Default = 0)
Reserved (Read Only). (Default = 0)
Dirty. Dirty bit for line/way. (Default = 0)
WARNING: Operation is undefined if the Dirty bit is set to 1 and the Valid bit is 0.
Valid. Valid bit for the line/way selected by DC_INDEX (MSR 00001890h). (Default = 0)
DC_TAG_I_MSR Register Map
TAG
CPU Core Register Descriptions
LRU
9 8 7 6 5 4 3
RSVD
AMD Geode™ LX Processors Data Book
2 1 0