Omron CQM1 Operation Manual page 27

Sysmac cqm1h/cqm1 series dedicated i/o units
Hide thumbs Also See for CQM1:
Table of Contents

Advertisement

Bit Allocation
CQM-B7A13
CQM1-B7A03
CQM1-B7A12
CQM1-B7A02
!Caution The minimum input time (minimum required time to read input signal from
Transmission Errors
Power On
8
I/O
Word no.
Input
n
Input
n + 1
I/O
Word no.
Output
m
(see
note 3)
Output
m + 1
(see
note 3)
I/O
Word no.
Input
n
I/O
Word no.
Output
m
(see
note 3)
Note
1. Bit 15 of the input address is allocated as follows, according to the DIP
switch input mode setting.
15-point input + 1 error mode setting = transmission error bit
16-point input = input bit 15
Refer to 2-2 Switch Settings.
2. Start word address (n: input, m: output)
3. See the following caution.
CPU) at output bit of the B7A Interface Unit is as follows:
Transmission delay time
STANDARD (19.2 ms)
RAPID (3 ms)
When a user program is created, make sure the ON/OFF signal range from
the CPU to the B7A Interface Unit's output bit is larger than the above values.
If smaller than the above values, data might not be correct transmitted.
If the input mode is set to 15IN+ERR, the transmission error bit becomes OFF
when the CQM1H/CQM1 power is turned on.
The transmission error bit turns ON if normal transmission with the input B7A
Link Terminal is not established within 10 ms.
All input bits remain OFF from the time CQM1H/CQM1 is turned on until nor-
mal transmission is established.
Termi-
nal
15
14 to 12
1
See
Input bits
note 1
2
See
Input bits
note 1
Termi-
nal
15 to 12
11 to 8
1
Output bits
2
Output bits
Termi-
nal
15
14 to 12
1
See note
Input bits
1
Termi-
nal
15 to 12
11 to 8
1
Output bits
16 ms
2.4 ms
Section 1-5
Bit
11 to 8
7 to 4
3 to 0
Bit
7 to 4
3 to 0
Bit
11 to 8
7 to 4
3 to 0
Bit
7 to 4
3 to 0
Minimum input time

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Cqm1h - 08-2005

Table of Contents