Detailed Description Of Each Register; Main Interrupt Status (Mainintstat) R/W - Epson S1R72105 Technical Manual

7.3 Detailed Description of Each Register

7.3.1 Main Interrupt Status (MainIntStat) R/W

When the IC interrupts the CPU, the CPU identifies the interrupt status register responsible for interruption by
reading this register first.
Following the reading of this register, the CPU identifies the bit as a source of interruption and clears it by
writing the value read after appropriate interrupt processing.
When the EPrIntStat is a source of interruption, the bit should be cleared by writing the value read to the
interrupt status register corresponding to each bit of the interrupt status register.
Address Register Name
00h MainIntStat
BIT7 USB Resume
When Resume is present while the GoSuspend bit of the SystemCtrl register (09h) is being set, this bit becomes HIGH.
Clearing GoSuspend clears it.
BIT6 USB Reset
At USB reset, this bit becomes HIGH.
At the same time, the USB address register shown in "7.5.2.1 USB Address (USBAddress)" is cleared.
BIT5 USB Suspend
At USB Suspend, this bit becomes HIGH.
BIT4 Detect SOF Token
When the SOF Token is detected, this bit becomes HIGH.
BIT3 Port DMA Complete
This bit becomes HIGH when a port DMA transfer activated by the PortDMACtrl register (10h) ends.
It also becomes HIGH when the transfer is forced to terminate by writing "0" to the DTGO bit of the PortDMACtrl
register. In conditions of mode1:0="00" of PortDMACtrl register, XINTU is set by this factor. In other modes,
XINTU is not set by this factor.
BIT2 SCSI Interrupt
When SCSI-related interrupt occurs, this bit becomes HIGH Detailed factors appear in MAINTS/SCSIINT1/SCSIINT2
register. This does not change when accessing this register.
BIT1 Receive EP0 SETUP Transaction
This bit becomes HIGH when the endpoint 0 completes the SETUP Stage normally.
The received data appears in the USBWindow_0 register (18h) - USBWindow_7 register (1Fh) following the setting of
the USBIndex register (17h) to 08h.
BIT0 EPr Interruput Status
This bit becomes HIGH when the interrupt status corresponding to each of the EPrIntStat register(01h) is a factor.
Rev.1.0
Bit Symbol
7: USBresume
6: USBreset
5: USBsuspend
4: DetectSOF
3: PortDMACmp
2: SCSI
1: RcvEP0SETUP
0: EPrIntStat
EPSON
S1R72105 Technical Manual
Description
USB Resume
USB Reset
USB Suspend
Detect SOF Token
Port DMA Complete
SCSI interrupt
Receive EP0 SETUP Transaction
Epr Interrupt Status
17