Table of Contents
Advertisement
Addr.
Register Name
PWM Counter Register High
$0026
See page 143.
PWM Counter Register Low
$0027
See page 143.
PWM Counter Modulo Register
$0028
High (PMODH)
See page 144.
PWM Counter Modulo Register
$0029
Low (PMODL)
See page 144.
PWM 1 Value Register High
$002A
See page 145.
PWM 1 Value Register Low
$002B
See page 145.
PWM 2 Value Register High
$002C
See page 145.
PWM 2 Value Register Low
$002D
See page 145.
PWM 3 Value Register High
$002E
See page 145.
PWM 3 Value Register Low
$002F
See page 145.
PWM 4 Value Register High
$0030
See page 145.
PWM 4 Value Register Low
$0031
See page 145.
U = Unaffected
X = Indeterminate
Figure 2-2. Control, Status, and Data Registers Summary (Sheet 4 of 8)
Freescale Semiconductor
Bit 7
Read:
0
(PCNTH)
Write:
Reset:
0
Read:
Bit 7
(PCNTL)
Write:
Reset:
0
Read:
0
Write:
Reset:
0
Read:
Bit 7
Write:
Reset:
X
Read:
Bit 15
(PVAL1H)
Write:
Reset:
0
Read:
Bit 7
(PVAL1L)
Write:
Reset:
0
Read:
Bit 15
(PVAL2H)
Write:
Reset:
0
Read:
Bit 7
(PVAL2L)
Write:
Reset:
0
Read:
Bit 15
(PVAL3H)
Write:
Reset:
0
Read:
Bit 7
(PVAL3L)
Write:
Reset:
0
Read:
Bit 15
(PVAL4H)
Write:
Reset:
0
Read:
Bit 7
(PVAL4L)
Write:
Reset:
0
R
= Reserved
MC68HC908MR32 • MC68HC908MR16 Data Sheet, Rev. 6.1
6
5
4
0
0
0
0
0
0
Bit 6
Bit 5
Bit 4
0
0
0
0
0
0
0
0
0
Bit 6
Bit 5
Bit 4
X
X
X
Bit 14
Bit 13
Bit 12
0
0
0
Bit 6
Bit 5
Bit 4
0
0
0
Bit 14
Bit 13
Bit 12
0
0
0
Bit 6
Bit 5
Bit 4
0
0
0
Bit 14
Bit 13
Bit 12
0
0
0
Bit 6
Bit 5
Bit 4
0
0
0
Bit 14
Bit 13
Bit 12
0
0
0
Bit 6
Bit 5
Bit 4
0
0
0
Bold
Memory Map
3
2
1
Bit 11
Bit 10
Bit 9
0
0
0
Bit 3
Bit 2
Bit 1
0
0
0
Bit 11
Bit 10
Bit 9
X
X
X
Bit 3
Bit 2
Bit 1
X
X
X
Bit 11
Bit 10
Bit 9
0
0
0
Bit 3
Bit 2
Bit 1
0
0
0
Bit 11
Bit 10
Bit 9
0
0
0
Bit 3
Bit 2
Bit 1
0
0
0
Bit 11
Bit 10
Bit 9
0
0
0
Bit 3
Bit 2
Bit 1
0
0
0
Bit 11
Bit 10
Bit 9
0
0
0
Bit 3
Bit 2
Bit 1
0
0
0
= Buffered
= Unimplemented
Bit 0
Bit 8
0
Bit 0
0
Bit 8
X
Bit 0
X
Bit 8
0
Bit 0
0
Bit 8
0
Bit 0
0
Bit 8
0
Bit 0
0
Bit 8
0
Bit 0
0
31
Advertisement
Table of Contents
