Table of Contents
Advertisement
Addr.
Register Name
TIMA Status/Control Register
$000E
See page 226.
TIMA Counter Register High
$000F
See page 227.
TIMA Counter Register Low
$0010
See page 227.
TIMA Counter Modulo
$0011
Register High (TAMODH)
See page 228.
TIMA Counter Modulo
$0012
Register Low (TAMODL)
See page 228.
TIMA Channel 0 Status/Control
$0013
Register (TASC0)
See page 229.
TIMA Channel 0 Register High
$0014
See page 232.
TIMA Channel 0 Register Low
$0015
See page 232.
TIMA Channel 1 Status/Control
$0016
Register (TASC1)
See page 232.
TIMA Channel 1 Register High
$0017
See page 232.
TIMA Channel 1 Register Low
$0018
See page 232.
TIMA Channel 2 Status/Control
$0019
Register (TASC2)
See page 229.
U = Unaffected
X = Indeterminate
Figure 2-2. Control, Status, and Data Registers Summary (Sheet 2 of 8)
Freescale Semiconductor
Bit 7
Read:
TOF
(TASC)
Write:
0
Reset:
0
Read:
Bit 15
(TACNTH)
Write:
R
Reset:
0
Read:
Bit 7
(TACNTL)
Write:
R
Reset:
0
Read:
Bit 15
Write:
Reset:
1
Read:
Bit 7
Write:
Reset:
1
Read:
CH0F
Write:
0
Reset:
0
Read:
Bit 15
(TACH0H)
Write:
Reset:
Read:
Bit 7
(TACH0L)
Write:
Reset:
Read:
CH1F
Write:
0
Reset:
0
Read:
Bit 15
(TACH1H)
Write:
Reset:
Read:
Bit 7
(TACH1L)
Write:
Reset:
Read:
CH2F
Write:
0
Reset:
0
R
= Reserved
MC68HC908MR32 • MC68HC908MR16 Data Sheet, Rev. 6.1
6
5
4
0
TOIE
TSTOP
TRST
0
1
0
Bit 14
Bit 13
Bit 12
R
R
R
0
0
0
Bit 6
Bit 5
Bit 4
R
R
R
0
0
0
14
13
12
1
1
1
Bit 6
Bit 5
Bit 4
1
1
1
CH0IE
MS0B
MS0A
0
0
0
Bit 14
Bit 13
Bit 12
Indeterminate after reset
Bit 6
Bit 5
Bit 4
Indeterminate after reset
0
CH1IE
MS1A
R
0
0
0
Bit 14
Bit 13
Bit 12
Indeterminate after reset
Bit 6
Bit 5
Bit 4
Indeterminate after reset
CH2IE
MS2B
MS2A
0
0
0
Bold
Memory Map
3
2
1
0
PS2
PS1
R
0
0
0
Bit 11
Bit 10
Bit 9
R
R
R
0
0
0
Bit 3
Bit 2
Bit 1
R
R
R
0
0
0
11
10
9
1
1
1
Bit 3
Bit 2
Bit 1
1
1
1
ELS0B
ELS0A
TOV0
0
0
0
Bit 11
Bit 10
Bit 9
Bit 3
Bit 2
Bit 1
ELS1B
ELS1A
TOV1
0
0
0
Bit 11
Bit 10
Bit 9
Bit 3
Bit 2
Bit 1
ELS2B
ELS2A
TOV2
0
0
0
= Buffered
= Unimplemented
Bit 0
PS0
0
Bit 8
R
0
Bit 0
R
0
Bit 8
1
Bit 0
1
CH0MAX
0
Bit 8
Bit 0
CH1MAX
0
Bit 8
Bit 0
CH2MAX
0
29
Advertisement
Table of Contents
