Parametric Influences On Reaction Time - Freescale Semiconductor MC68HC08KH12 Datasheet

Freescale semiconductor microcontrollers data sheet
Table of Contents

Advertisement

8.9.2 Parametric Influences on Reaction Time

MC68HC(7)08KH12
Rev. 1.1
Freescale Semiconductor
Other systems refer to acquisition and lock times as the time the system
takes to reduce the error between the actual output and the desired
output to within specified tolerances. Therefore, the acquisition or lock
time varies according to the original error in the output. Minor errors may
not even be registered. Typical PLL applications prefer to use this
definition because the system requires the output frequency to be within
a certain tolerance of the desired frequency regardless of the size of the
initial error.
The discrepancy in these definitions makes it difficult to specify an
acquisition or lock time for a typical PLL. Therefore, the definitions for
acquisition and lock times for this module are:
Acquisition time, t
between the actual output frequency and the desired output
frequency to less than the tracking mode entry tolerance, ∆
Acquisition time is based on an initial frequency error,
(f
– f
)/f
DES
ORIG
bandwidth control mode (See
Bandwidth
Modes.), acquisition time expires when the ACQ bit
becomes set in the PLL bandwidth control register (PBWC).
Lock time, t
LOCK
between the actual output frequency and the desired output
frequency to less than the lock mode entry tolerance, ∆
time is based on an initial frequency error, (f
more than ±100 percent. In automatic bandwidth control mode,
lock time expires when the LOCK bit becomes set in the PLL
bandwidth control register (PBWC). (See
Automatic PLL Bandwidth
Obviously, the acquisition and lock times can vary according to how
large the frequency error is and may be shorter or longer in many cases.
Acquisition and lock times are designed to be as short as possible while
still providing the highest possible stability. These reaction times are not
constant, however. Many factors directly and indirectly affect the
acquisition time.
, is the time the PLL takes to reduce the error
ACQ
, of not more than ±100 percent. In automatic
DES
8.4.5 Manual and Automatic PLL
, is the time the PLL takes to reduce the error
Modes.)
TRK
. Lock
LOCK
– f
)/f
, of not
DES
ORIG
DES
8.4.5 Manual and
Advance Information
.
109

Advertisement

Table of Contents
loading

Table of Contents