Figure 2-1 Etb11 Module Block Diagram - ARM ETB11 Technical Reference Manual

PORTSIZE[2:0]
TRACEOUTPUT[(RBW-1):0]
TRACEVALID
TRIGGER
PROTOCOL[1:0]
FULL
ACQCOMP
AHB interface signals
RBW=ETB_DATA_WIDTH
RAW=ETB_ADDR_WIDTH
ARM DDI 0275D
Trace buffer
Triggered
CData
HCLK/CLK
synchronization
Read/write
control signals
AHB interface
Configuration
Status
TAP controller
DBGTCKEN DBGTCK nDBGTRST
Copyright © 2002, 2003 ARM Limited. All rights reserved.
WriteData[(RBW-1):0]
Data
Formatter
DataValid
Dout[(RBW-1):0] Dout
AcqComp/
control reg
Reg
Sync
Register
Control
control
register
Addr[(RAW-1):0]
DBGTMS DBGTDI DBGTDO

Figure 2-1 ETB11 module block diagram

Functional Description
D
Din
Q
nR/W
WEN
WR
RAMAccess
CS
CEN
OEN
A
A
nDBGTDOEN
nRESET
CLK
ETB11
Trace
RAM
2-3