Xilinx Virtex-7 FPGA VC7222 IBERT Getting Started Manual page 63

10. When the Synthesized Design opens, select dbg_hub in the Netlist window, then
X-Ref Target - Figure 3-11
VC7222 IBERT Getting Started Guide
UG971 (v5.0) June 12, 2014
select the Debug Core Options tab in the Cell Properties window and change the
C_USER_SCAN_CHAIN* option to 2
Constraints.
Figure 3-11: Debug Core Options for dbg_hub
www.xilinx.com
(Figure 3-11). Click File > Save
Send Feedback
63