Xilinx Virtex-7 FPGA VC7222 IBERT Getting Started Manual page 59

5.
X-Ref Target - Figure 3-6
VC7222 IBERT Getting Started Guide
UG971 (v5.0) June 12, 2014
In the new window select Tools > Run Tcl Script. In the Run Script window,
navigate to add_scm2.tcl in the extracted files and press OK. The SuperClock-2
Module Design Sources and Constraints are added to the example design
Figure 3-6: Sources after Running add_scm2.tcl
www.xilinx.com
(Figure 3-6).
59
Send Feedback